Home Explore Help
Register Sign In
phyus
/
linux-vybrid_public
8
0
Fork 0
Files Issues 0 Pull Requests 0 Wiki
Tree: a2826190aa
Branches Tags
linux-vybrid_pu...
/
include
/
asm-arm
/
arch-pxa
/
ssp.h

ssp.h 1.9 KB
History Raw

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677787980818283 
  1. /*
    2. 

  2.  *  ssp.h
    3. 

  3.  *
    4. 

  4.  *  Copyright (C) 2003 Russell King, All Rights Reserved.
    5. 

  5.  *
    6. 

  6.  * This program is free software; you can redistribute it and/or modify
    7. 

  7.  * it under the terms of the GNU General Public License version 2 as
    8. 

  8.  * published by the Free Software Foundation.
    9. 

  9.  *
    10. 

  10.  * This driver supports the following PXA CPU/SSP ports:-
    11. 

  11.  *
    12. 

  12.  *       PXA250     SSP
    13. 

  13.  *       PXA255     SSP, NSSP
    14. 

  14.  *       PXA26x     SSP, NSSP, ASSP
    15. 

  15.  *       PXA27x     SSP1, SSP2, SSP3
    16. 

  16.  *       PXA3xx     SSP1, SSP2, SSP3, SSP4
    17. 

  17.  */
    18. 

  18. 

  19. #ifndef __ASM_ARCH_SSP_H
    20. 

  20. #define __ASM_ARCH_SSP_H
    21. 

  21. 

  22. #include <linux/list.h>
    23. 

  23. 

  24. enum pxa_ssp_type {
    25. 

  25. 	SSP_UNDEFINED = 0,
    26. 

  26. 	PXA25x_SSP,  /* pxa 210, 250, 255, 26x */
    27. 

  27. 	PXA25x_NSSP, /* pxa 255, 26x (including ASSP) */
    28. 

  28. 	PXA27x_SSP,
    29. 

  29. };
    30. 

  30. 

  31. struct ssp_device {
    32. 

  32. 	struct platform_device *pdev;
    33. 

  33. 	struct list_head	node;
    34. 

  34. 

  35. 	struct clk	*clk;
    36. 

  36. 	void __iomem	*mmio_base;
    37. 

  37. 	unsigned long	phys_base;
    38. 

  38. 

  39. 	const char	*label;
    40. 

  40. 	int		port_id;
    41. 

  41. 	int		type;
    42. 

  42. 	int		use_count;
    43. 

  43. 	int		irq;
    44. 

  44. 	int		drcmr_rx;
    45. 

  45. 	int		drcmr_tx;
    46. 

  46. };
    47. 

  47. 

  48. /*
    49. 

  49.  * SSP initialisation flags
    50. 

  50.  */
    51. 

  51. #define SSP_NO_IRQ	0x1		/* don't register an irq handler in SSP driver */
    52. 

  52. 

  53. struct ssp_state {
    54. 

  54. 	u32	cr0;
    55. 

  55. 	u32 cr1;
    56. 

  56. 	u32 to;
    57. 

  57. 	u32 psp;
    58. 

  58. };
    59. 

  59. 

  60. struct ssp_dev {
    61. 

  61. 	struct ssp_device *ssp;
    62. 

  62. 	u32 port;
    63. 

  63. 	u32 mode;
    64. 

  64. 	u32 flags;
    65. 

  65. 	u32 psp_flags;
    66. 

  66. 	u32 speed;
    67. 

  67. 	int irq;
    68. 

  68. };
    69. 

  69. 

  70. int ssp_write_word(struct ssp_dev *dev, u32 data);
    71. 

  71. int ssp_read_word(struct ssp_dev *dev, u32 *data);
    72. 

  72. int ssp_flush(struct ssp_dev *dev);
    73. 

  73. void ssp_enable(struct ssp_dev *dev);
    74. 

  74. void ssp_disable(struct ssp_dev *dev);
    75. 

  75. void ssp_save_state(struct ssp_dev *dev, struct ssp_state *ssp);
    76. 

  76. void ssp_restore_state(struct ssp_dev *dev, struct ssp_state *ssp);
    77. 

  77. int ssp_init(struct ssp_dev *dev, u32 port, u32 init_flags);
    78. 

  78. int ssp_config(struct ssp_dev *dev, u32 mode, u32 flags, u32 psp_flags, u32 speed);
    79. 

  79. void ssp_exit(struct ssp_dev *dev);
    80. 

  80. 

  81. struct ssp_device *ssp_request(int port, const char *label);
    82. 

  82. void ssp_free(struct ssp_device *);
    83. 

  83. #endif /* __ASM_ARCH_SSP_H */
    84.