pci.c 21 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800
  1. /*
  2. * Sonics Silicon Backplane PCI-Hostbus related functions.
  3. *
  4. * Copyright (C) 2005-2006 Michael Buesch <mb@bu3sch.de>
  5. * Copyright (C) 2005 Martin Langer <martin-langer@gmx.de>
  6. * Copyright (C) 2005 Stefano Brivio <st3@riseup.net>
  7. * Copyright (C) 2005 Danny van Dyk <kugelfang@gentoo.org>
  8. * Copyright (C) 2005 Andreas Jaggi <andreas.jaggi@waterwave.ch>
  9. *
  10. * Derived from the Broadcom 4400 device driver.
  11. * Copyright (C) 2002 David S. Miller (davem@redhat.com)
  12. * Fixed by Pekka Pietikainen (pp@ee.oulu.fi)
  13. * Copyright (C) 2006 Broadcom Corporation.
  14. *
  15. * Licensed under the GNU/GPL. See COPYING for details.
  16. */
  17. #include <linux/ssb/ssb.h>
  18. #include <linux/ssb/ssb_regs.h>
  19. #include <linux/pci.h>
  20. #include <linux/delay.h>
  21. #include "ssb_private.h"
  22. /* Define the following to 1 to enable a printk on each coreswitch. */
  23. #define SSB_VERBOSE_PCICORESWITCH_DEBUG 0
  24. /* Lowlevel coreswitching */
  25. int ssb_pci_switch_coreidx(struct ssb_bus *bus, u8 coreidx)
  26. {
  27. int err;
  28. int attempts = 0;
  29. u32 cur_core;
  30. while (1) {
  31. err = pci_write_config_dword(bus->host_pci, SSB_BAR0_WIN,
  32. (coreidx * SSB_CORE_SIZE)
  33. + SSB_ENUM_BASE);
  34. if (err)
  35. goto error;
  36. err = pci_read_config_dword(bus->host_pci, SSB_BAR0_WIN,
  37. &cur_core);
  38. if (err)
  39. goto error;
  40. cur_core = (cur_core - SSB_ENUM_BASE)
  41. / SSB_CORE_SIZE;
  42. if (cur_core == coreidx)
  43. break;
  44. if (attempts++ > SSB_BAR0_MAX_RETRIES)
  45. goto error;
  46. udelay(10);
  47. }
  48. return 0;
  49. error:
  50. ssb_printk(KERN_ERR PFX "Failed to switch to core %u\n", coreidx);
  51. return -ENODEV;
  52. }
  53. int ssb_pci_switch_core(struct ssb_bus *bus,
  54. struct ssb_device *dev)
  55. {
  56. int err;
  57. unsigned long flags;
  58. #if SSB_VERBOSE_PCICORESWITCH_DEBUG
  59. ssb_printk(KERN_INFO PFX
  60. "Switching to %s core, index %d\n",
  61. ssb_core_name(dev->id.coreid),
  62. dev->core_index);
  63. #endif
  64. spin_lock_irqsave(&bus->bar_lock, flags);
  65. err = ssb_pci_switch_coreidx(bus, dev->core_index);
  66. if (!err)
  67. bus->mapped_device = dev;
  68. spin_unlock_irqrestore(&bus->bar_lock, flags);
  69. return err;
  70. }
  71. /* Enable/disable the on board crystal oscillator and/or PLL. */
  72. int ssb_pci_xtal(struct ssb_bus *bus, u32 what, int turn_on)
  73. {
  74. int err;
  75. u32 in, out, outenable;
  76. u16 pci_status;
  77. if (bus->bustype != SSB_BUSTYPE_PCI)
  78. return 0;
  79. err = pci_read_config_dword(bus->host_pci, SSB_GPIO_IN, &in);
  80. if (err)
  81. goto err_pci;
  82. err = pci_read_config_dword(bus->host_pci, SSB_GPIO_OUT, &out);
  83. if (err)
  84. goto err_pci;
  85. err = pci_read_config_dword(bus->host_pci, SSB_GPIO_OUT_ENABLE, &outenable);
  86. if (err)
  87. goto err_pci;
  88. outenable |= what;
  89. if (turn_on) {
  90. /* Avoid glitching the clock if GPRS is already using it.
  91. * We can't actually read the state of the PLLPD so we infer it
  92. * by the value of XTAL_PU which *is* readable via gpioin.
  93. */
  94. if (!(in & SSB_GPIO_XTAL)) {
  95. if (what & SSB_GPIO_XTAL) {
  96. /* Turn the crystal on */
  97. out |= SSB_GPIO_XTAL;
  98. if (what & SSB_GPIO_PLL)
  99. out |= SSB_GPIO_PLL;
  100. err = pci_write_config_dword(bus->host_pci, SSB_GPIO_OUT, out);
  101. if (err)
  102. goto err_pci;
  103. err = pci_write_config_dword(bus->host_pci, SSB_GPIO_OUT_ENABLE,
  104. outenable);
  105. if (err)
  106. goto err_pci;
  107. msleep(1);
  108. }
  109. if (what & SSB_GPIO_PLL) {
  110. /* Turn the PLL on */
  111. out &= ~SSB_GPIO_PLL;
  112. err = pci_write_config_dword(bus->host_pci, SSB_GPIO_OUT, out);
  113. if (err)
  114. goto err_pci;
  115. msleep(5);
  116. }
  117. }
  118. err = pci_read_config_word(bus->host_pci, PCI_STATUS, &pci_status);
  119. if (err)
  120. goto err_pci;
  121. pci_status &= ~PCI_STATUS_SIG_TARGET_ABORT;
  122. err = pci_write_config_word(bus->host_pci, PCI_STATUS, pci_status);
  123. if (err)
  124. goto err_pci;
  125. } else {
  126. if (what & SSB_GPIO_XTAL) {
  127. /* Turn the crystal off */
  128. out &= ~SSB_GPIO_XTAL;
  129. }
  130. if (what & SSB_GPIO_PLL) {
  131. /* Turn the PLL off */
  132. out |= SSB_GPIO_PLL;
  133. }
  134. err = pci_write_config_dword(bus->host_pci, SSB_GPIO_OUT, out);
  135. if (err)
  136. goto err_pci;
  137. err = pci_write_config_dword(bus->host_pci, SSB_GPIO_OUT_ENABLE, outenable);
  138. if (err)
  139. goto err_pci;
  140. }
  141. out:
  142. return err;
  143. err_pci:
  144. printk(KERN_ERR PFX "Error: ssb_pci_xtal() could not access PCI config space!\n");
  145. err = -EBUSY;
  146. goto out;
  147. }
  148. /* Get the word-offset for a SSB_SPROM_XXX define. */
  149. #define SPOFF(offset) (((offset) - SSB_SPROM_BASE) / sizeof(u16))
  150. /* Helper to extract some _offset, which is one of the SSB_SPROM_XXX defines. */
  151. #define SPEX(_outvar, _offset, _mask, _shift) \
  152. out->_outvar = ((in[SPOFF(_offset)] & (_mask)) >> (_shift))
  153. static inline u8 ssb_crc8(u8 crc, u8 data)
  154. {
  155. /* Polynomial: x^8 + x^7 + x^6 + x^4 + x^2 + 1 */
  156. static const u8 t[] = {
  157. 0x00, 0xF7, 0xB9, 0x4E, 0x25, 0xD2, 0x9C, 0x6B,
  158. 0x4A, 0xBD, 0xF3, 0x04, 0x6F, 0x98, 0xD6, 0x21,
  159. 0x94, 0x63, 0x2D, 0xDA, 0xB1, 0x46, 0x08, 0xFF,
  160. 0xDE, 0x29, 0x67, 0x90, 0xFB, 0x0C, 0x42, 0xB5,
  161. 0x7F, 0x88, 0xC6, 0x31, 0x5A, 0xAD, 0xE3, 0x14,
  162. 0x35, 0xC2, 0x8C, 0x7B, 0x10, 0xE7, 0xA9, 0x5E,
  163. 0xEB, 0x1C, 0x52, 0xA5, 0xCE, 0x39, 0x77, 0x80,
  164. 0xA1, 0x56, 0x18, 0xEF, 0x84, 0x73, 0x3D, 0xCA,
  165. 0xFE, 0x09, 0x47, 0xB0, 0xDB, 0x2C, 0x62, 0x95,
  166. 0xB4, 0x43, 0x0D, 0xFA, 0x91, 0x66, 0x28, 0xDF,
  167. 0x6A, 0x9D, 0xD3, 0x24, 0x4F, 0xB8, 0xF6, 0x01,
  168. 0x20, 0xD7, 0x99, 0x6E, 0x05, 0xF2, 0xBC, 0x4B,
  169. 0x81, 0x76, 0x38, 0xCF, 0xA4, 0x53, 0x1D, 0xEA,
  170. 0xCB, 0x3C, 0x72, 0x85, 0xEE, 0x19, 0x57, 0xA0,
  171. 0x15, 0xE2, 0xAC, 0x5B, 0x30, 0xC7, 0x89, 0x7E,
  172. 0x5F, 0xA8, 0xE6, 0x11, 0x7A, 0x8D, 0xC3, 0x34,
  173. 0xAB, 0x5C, 0x12, 0xE5, 0x8E, 0x79, 0x37, 0xC0,
  174. 0xE1, 0x16, 0x58, 0xAF, 0xC4, 0x33, 0x7D, 0x8A,
  175. 0x3F, 0xC8, 0x86, 0x71, 0x1A, 0xED, 0xA3, 0x54,
  176. 0x75, 0x82, 0xCC, 0x3B, 0x50, 0xA7, 0xE9, 0x1E,
  177. 0xD4, 0x23, 0x6D, 0x9A, 0xF1, 0x06, 0x48, 0xBF,
  178. 0x9E, 0x69, 0x27, 0xD0, 0xBB, 0x4C, 0x02, 0xF5,
  179. 0x40, 0xB7, 0xF9, 0x0E, 0x65, 0x92, 0xDC, 0x2B,
  180. 0x0A, 0xFD, 0xB3, 0x44, 0x2F, 0xD8, 0x96, 0x61,
  181. 0x55, 0xA2, 0xEC, 0x1B, 0x70, 0x87, 0xC9, 0x3E,
  182. 0x1F, 0xE8, 0xA6, 0x51, 0x3A, 0xCD, 0x83, 0x74,
  183. 0xC1, 0x36, 0x78, 0x8F, 0xE4, 0x13, 0x5D, 0xAA,
  184. 0x8B, 0x7C, 0x32, 0xC5, 0xAE, 0x59, 0x17, 0xE0,
  185. 0x2A, 0xDD, 0x93, 0x64, 0x0F, 0xF8, 0xB6, 0x41,
  186. 0x60, 0x97, 0xD9, 0x2E, 0x45, 0xB2, 0xFC, 0x0B,
  187. 0xBE, 0x49, 0x07, 0xF0, 0x9B, 0x6C, 0x22, 0xD5,
  188. 0xF4, 0x03, 0x4D, 0xBA, 0xD1, 0x26, 0x68, 0x9F,
  189. };
  190. return t[crc ^ data];
  191. }
  192. static u8 ssb_sprom_crc(const u16 *sprom, u16 size)
  193. {
  194. int word;
  195. u8 crc = 0xFF;
  196. for (word = 0; word < size - 1; word++) {
  197. crc = ssb_crc8(crc, sprom[word] & 0x00FF);
  198. crc = ssb_crc8(crc, (sprom[word] & 0xFF00) >> 8);
  199. }
  200. crc = ssb_crc8(crc, sprom[size - 1] & 0x00FF);
  201. crc ^= 0xFF;
  202. return crc;
  203. }
  204. static int sprom_check_crc(const u16 *sprom, size_t size)
  205. {
  206. u8 crc;
  207. u8 expected_crc;
  208. u16 tmp;
  209. crc = ssb_sprom_crc(sprom, size);
  210. tmp = sprom[size - 1] & SSB_SPROM_REVISION_CRC;
  211. expected_crc = tmp >> SSB_SPROM_REVISION_CRC_SHIFT;
  212. if (crc != expected_crc)
  213. return -EPROTO;
  214. return 0;
  215. }
  216. static int sprom_do_read(struct ssb_bus *bus, u16 *sprom)
  217. {
  218. int i;
  219. for (i = 0; i < bus->sprom_size; i++)
  220. sprom[i] = ioread16(bus->mmio + SSB_SPROM_BASE + (i * 2));
  221. return 0;
  222. }
  223. static int sprom_do_write(struct ssb_bus *bus, const u16 *sprom)
  224. {
  225. struct pci_dev *pdev = bus->host_pci;
  226. int i, err;
  227. u32 spromctl;
  228. u16 size = bus->sprom_size;
  229. ssb_printk(KERN_NOTICE PFX "Writing SPROM. Do NOT turn off the power! Please stand by...\n");
  230. err = pci_read_config_dword(pdev, SSB_SPROMCTL, &spromctl);
  231. if (err)
  232. goto err_ctlreg;
  233. spromctl |= SSB_SPROMCTL_WE;
  234. err = pci_write_config_dword(pdev, SSB_SPROMCTL, spromctl);
  235. if (err)
  236. goto err_ctlreg;
  237. ssb_printk(KERN_NOTICE PFX "[ 0%%");
  238. msleep(500);
  239. for (i = 0; i < size; i++) {
  240. if (i == size / 4)
  241. ssb_printk("25%%");
  242. else if (i == size / 2)
  243. ssb_printk("50%%");
  244. else if (i == (size * 3) / 4)
  245. ssb_printk("75%%");
  246. else if (i % 2)
  247. ssb_printk(".");
  248. writew(sprom[i], bus->mmio + SSB_SPROM_BASE + (i * 2));
  249. mmiowb();
  250. msleep(20);
  251. }
  252. err = pci_read_config_dword(pdev, SSB_SPROMCTL, &spromctl);
  253. if (err)
  254. goto err_ctlreg;
  255. spromctl &= ~SSB_SPROMCTL_WE;
  256. err = pci_write_config_dword(pdev, SSB_SPROMCTL, spromctl);
  257. if (err)
  258. goto err_ctlreg;
  259. msleep(500);
  260. ssb_printk("100%% ]\n");
  261. ssb_printk(KERN_NOTICE PFX "SPROM written.\n");
  262. return 0;
  263. err_ctlreg:
  264. ssb_printk(KERN_ERR PFX "Could not access SPROM control register.\n");
  265. return err;
  266. }
  267. static s8 r123_extract_antgain(u8 sprom_revision, const u16 *in,
  268. u16 mask, u16 shift)
  269. {
  270. u16 v;
  271. u8 gain;
  272. v = in[SPOFF(SSB_SPROM1_AGAIN)];
  273. gain = (v & mask) >> shift;
  274. if (gain == 0xFF)
  275. gain = 2; /* If unset use 2dBm */
  276. if (sprom_revision == 1) {
  277. /* Convert to Q5.2 */
  278. gain <<= 2;
  279. } else {
  280. /* Q5.2 Fractional part is stored in 0xC0 */
  281. gain = ((gain & 0xC0) >> 6) | ((gain & 0x3F) << 2);
  282. }
  283. return (s8)gain;
  284. }
  285. static void sprom_extract_r123(struct ssb_sprom *out, const u16 *in)
  286. {
  287. int i;
  288. u16 v;
  289. s8 gain;
  290. u16 loc[3];
  291. if (out->revision == 3) { /* rev 3 moved MAC */
  292. loc[0] = SSB_SPROM3_IL0MAC;
  293. loc[1] = SSB_SPROM3_ET0MAC;
  294. loc[2] = SSB_SPROM3_ET1MAC;
  295. } else {
  296. loc[0] = SSB_SPROM1_IL0MAC;
  297. loc[1] = SSB_SPROM1_ET0MAC;
  298. loc[2] = SSB_SPROM1_ET1MAC;
  299. }
  300. for (i = 0; i < 3; i++) {
  301. v = in[SPOFF(loc[0]) + i];
  302. *(((__be16 *)out->il0mac) + i) = cpu_to_be16(v);
  303. }
  304. for (i = 0; i < 3; i++) {
  305. v = in[SPOFF(loc[1]) + i];
  306. *(((__be16 *)out->et0mac) + i) = cpu_to_be16(v);
  307. }
  308. for (i = 0; i < 3; i++) {
  309. v = in[SPOFF(loc[2]) + i];
  310. *(((__be16 *)out->et1mac) + i) = cpu_to_be16(v);
  311. }
  312. SPEX(et0phyaddr, SSB_SPROM1_ETHPHY, SSB_SPROM1_ETHPHY_ET0A, 0);
  313. SPEX(et1phyaddr, SSB_SPROM1_ETHPHY, SSB_SPROM1_ETHPHY_ET1A,
  314. SSB_SPROM1_ETHPHY_ET1A_SHIFT);
  315. SPEX(et0mdcport, SSB_SPROM1_ETHPHY, SSB_SPROM1_ETHPHY_ET0M, 14);
  316. SPEX(et1mdcport, SSB_SPROM1_ETHPHY, SSB_SPROM1_ETHPHY_ET1M, 15);
  317. SPEX(board_rev, SSB_SPROM1_BINF, SSB_SPROM1_BINF_BREV, 0);
  318. SPEX(country_code, SSB_SPROM1_BINF, SSB_SPROM1_BINF_CCODE,
  319. SSB_SPROM1_BINF_CCODE_SHIFT);
  320. SPEX(ant_available_a, SSB_SPROM1_BINF, SSB_SPROM1_BINF_ANTA,
  321. SSB_SPROM1_BINF_ANTA_SHIFT);
  322. SPEX(ant_available_bg, SSB_SPROM1_BINF, SSB_SPROM1_BINF_ANTBG,
  323. SSB_SPROM1_BINF_ANTBG_SHIFT);
  324. SPEX(pa0b0, SSB_SPROM1_PA0B0, 0xFFFF, 0);
  325. SPEX(pa0b1, SSB_SPROM1_PA0B1, 0xFFFF, 0);
  326. SPEX(pa0b2, SSB_SPROM1_PA0B2, 0xFFFF, 0);
  327. SPEX(pa1b0, SSB_SPROM1_PA1B0, 0xFFFF, 0);
  328. SPEX(pa1b1, SSB_SPROM1_PA1B1, 0xFFFF, 0);
  329. SPEX(pa1b2, SSB_SPROM1_PA1B2, 0xFFFF, 0);
  330. SPEX(gpio0, SSB_SPROM1_GPIOA, SSB_SPROM1_GPIOA_P0, 0);
  331. SPEX(gpio1, SSB_SPROM1_GPIOA, SSB_SPROM1_GPIOA_P1,
  332. SSB_SPROM1_GPIOA_P1_SHIFT);
  333. SPEX(gpio2, SSB_SPROM1_GPIOB, SSB_SPROM1_GPIOB_P2, 0);
  334. SPEX(gpio3, SSB_SPROM1_GPIOB, SSB_SPROM1_GPIOB_P3,
  335. SSB_SPROM1_GPIOB_P3_SHIFT);
  336. SPEX(maxpwr_a, SSB_SPROM1_MAXPWR, SSB_SPROM1_MAXPWR_A,
  337. SSB_SPROM1_MAXPWR_A_SHIFT);
  338. SPEX(maxpwr_bg, SSB_SPROM1_MAXPWR, SSB_SPROM1_MAXPWR_BG, 0);
  339. SPEX(itssi_a, SSB_SPROM1_ITSSI, SSB_SPROM1_ITSSI_A,
  340. SSB_SPROM1_ITSSI_A_SHIFT);
  341. SPEX(itssi_bg, SSB_SPROM1_ITSSI, SSB_SPROM1_ITSSI_BG, 0);
  342. SPEX(boardflags_lo, SSB_SPROM1_BFLLO, 0xFFFF, 0);
  343. if (out->revision >= 2)
  344. SPEX(boardflags_hi, SSB_SPROM2_BFLHI, 0xFFFF, 0);
  345. /* Extract the antenna gain values. */
  346. gain = r123_extract_antgain(out->revision, in,
  347. SSB_SPROM1_AGAIN_BG,
  348. SSB_SPROM1_AGAIN_BG_SHIFT);
  349. out->antenna_gain.ghz24.a0 = gain;
  350. out->antenna_gain.ghz24.a1 = gain;
  351. out->antenna_gain.ghz24.a2 = gain;
  352. out->antenna_gain.ghz24.a3 = gain;
  353. gain = r123_extract_antgain(out->revision, in,
  354. SSB_SPROM1_AGAIN_A,
  355. SSB_SPROM1_AGAIN_A_SHIFT);
  356. out->antenna_gain.ghz5.a0 = gain;
  357. out->antenna_gain.ghz5.a1 = gain;
  358. out->antenna_gain.ghz5.a2 = gain;
  359. out->antenna_gain.ghz5.a3 = gain;
  360. }
  361. static void sprom_extract_r4(struct ssb_sprom *out, const u16 *in)
  362. {
  363. int i;
  364. u16 v;
  365. /* extract the equivalent of the r1 variables */
  366. for (i = 0; i < 3; i++) {
  367. v = in[SPOFF(SSB_SPROM4_IL0MAC) + i];
  368. *(((__be16 *)out->il0mac) + i) = cpu_to_be16(v);
  369. }
  370. for (i = 0; i < 3; i++) {
  371. v = in[SPOFF(SSB_SPROM4_ET0MAC) + i];
  372. *(((__be16 *)out->et0mac) + i) = cpu_to_be16(v);
  373. }
  374. for (i = 0; i < 3; i++) {
  375. v = in[SPOFF(SSB_SPROM4_ET1MAC) + i];
  376. *(((__be16 *)out->et1mac) + i) = cpu_to_be16(v);
  377. }
  378. SPEX(et0phyaddr, SSB_SPROM4_ETHPHY, SSB_SPROM4_ETHPHY_ET0A, 0);
  379. SPEX(et1phyaddr, SSB_SPROM4_ETHPHY, SSB_SPROM4_ETHPHY_ET1A,
  380. SSB_SPROM4_ETHPHY_ET1A_SHIFT);
  381. SPEX(country_code, SSB_SPROM4_CCODE, 0xFFFF, 0);
  382. SPEX(boardflags_lo, SSB_SPROM4_BFLLO, 0xFFFF, 0);
  383. SPEX(boardflags_hi, SSB_SPROM4_BFLHI, 0xFFFF, 0);
  384. SPEX(ant_available_a, SSB_SPROM4_ANTAVAIL, SSB_SPROM4_ANTAVAIL_A,
  385. SSB_SPROM4_ANTAVAIL_A_SHIFT);
  386. SPEX(ant_available_bg, SSB_SPROM4_ANTAVAIL, SSB_SPROM4_ANTAVAIL_BG,
  387. SSB_SPROM4_ANTAVAIL_BG_SHIFT);
  388. SPEX(maxpwr_bg, SSB_SPROM4_MAXP_BG, SSB_SPROM4_MAXP_BG_MASK, 0);
  389. SPEX(itssi_bg, SSB_SPROM4_MAXP_BG, SSB_SPROM4_ITSSI_BG,
  390. SSB_SPROM4_ITSSI_BG_SHIFT);
  391. SPEX(maxpwr_a, SSB_SPROM4_MAXP_A, SSB_SPROM4_MAXP_A_MASK, 0);
  392. SPEX(itssi_a, SSB_SPROM4_MAXP_A, SSB_SPROM4_ITSSI_A,
  393. SSB_SPROM4_ITSSI_A_SHIFT);
  394. SPEX(gpio0, SSB_SPROM4_GPIOA, SSB_SPROM4_GPIOA_P0, 0);
  395. SPEX(gpio1, SSB_SPROM4_GPIOA, SSB_SPROM4_GPIOA_P1,
  396. SSB_SPROM4_GPIOA_P1_SHIFT);
  397. SPEX(gpio2, SSB_SPROM4_GPIOB, SSB_SPROM4_GPIOB_P2, 0);
  398. SPEX(gpio3, SSB_SPROM4_GPIOB, SSB_SPROM4_GPIOB_P3,
  399. SSB_SPROM4_GPIOB_P3_SHIFT);
  400. /* Extract the antenna gain values. */
  401. SPEX(antenna_gain.ghz24.a0, SSB_SPROM4_AGAIN01,
  402. SSB_SPROM4_AGAIN0, SSB_SPROM4_AGAIN0_SHIFT);
  403. SPEX(antenna_gain.ghz24.a1, SSB_SPROM4_AGAIN01,
  404. SSB_SPROM4_AGAIN1, SSB_SPROM4_AGAIN1_SHIFT);
  405. SPEX(antenna_gain.ghz24.a2, SSB_SPROM4_AGAIN23,
  406. SSB_SPROM4_AGAIN2, SSB_SPROM4_AGAIN2_SHIFT);
  407. SPEX(antenna_gain.ghz24.a3, SSB_SPROM4_AGAIN23,
  408. SSB_SPROM4_AGAIN3, SSB_SPROM4_AGAIN3_SHIFT);
  409. memcpy(&out->antenna_gain.ghz5, &out->antenna_gain.ghz24,
  410. sizeof(out->antenna_gain.ghz5));
  411. /* TODO - get remaining rev 4 stuff needed */
  412. }
  413. static int sprom_extract(struct ssb_bus *bus, struct ssb_sprom *out,
  414. const u16 *in, u16 size)
  415. {
  416. memset(out, 0, sizeof(*out));
  417. out->revision = in[size - 1] & 0x00FF;
  418. ssb_dprintk(KERN_DEBUG PFX "SPROM revision %d detected.\n", out->revision);
  419. if ((bus->chip_id & 0xFF00) == 0x4400) {
  420. /* Workaround: The BCM44XX chip has a stupid revision
  421. * number stored in the SPROM.
  422. * Always extract r1. */
  423. out->revision = 1;
  424. sprom_extract_r123(out, in);
  425. } else if (bus->chip_id == 0x4321) {
  426. /* the BCM4328 has a chipid == 0x4321 and a rev 4 SPROM */
  427. out->revision = 4;
  428. sprom_extract_r4(out, in);
  429. } else {
  430. if (out->revision == 0)
  431. goto unsupported;
  432. if (out->revision >= 1 && out->revision <= 3) {
  433. sprom_extract_r123(out, in);
  434. }
  435. if (out->revision == 4)
  436. sprom_extract_r4(out, in);
  437. if (out->revision >= 5)
  438. goto unsupported;
  439. }
  440. if (out->boardflags_lo == 0xFFFF)
  441. out->boardflags_lo = 0; /* per specs */
  442. if (out->boardflags_hi == 0xFFFF)
  443. out->boardflags_hi = 0; /* per specs */
  444. return 0;
  445. unsupported:
  446. ssb_printk(KERN_WARNING PFX "Unsupported SPROM revision %d "
  447. "detected. Will extract v1\n", out->revision);
  448. sprom_extract_r123(out, in);
  449. return 0;
  450. }
  451. static int ssb_pci_sprom_get(struct ssb_bus *bus,
  452. struct ssb_sprom *sprom)
  453. {
  454. int err = -ENOMEM;
  455. u16 *buf;
  456. buf = kcalloc(SSB_SPROMSIZE_WORDS_R123, sizeof(u16), GFP_KERNEL);
  457. if (!buf)
  458. goto out;
  459. bus->sprom_size = SSB_SPROMSIZE_WORDS_R123;
  460. sprom_do_read(bus, buf);
  461. err = sprom_check_crc(buf, bus->sprom_size);
  462. if (err) {
  463. /* check for rev 4 sprom - has special signature */
  464. if (buf[32] == 0x5372) {
  465. kfree(buf);
  466. buf = kcalloc(SSB_SPROMSIZE_WORDS_R4, sizeof(u16),
  467. GFP_KERNEL);
  468. if (!buf)
  469. goto out;
  470. bus->sprom_size = SSB_SPROMSIZE_WORDS_R4;
  471. sprom_do_read(bus, buf);
  472. err = sprom_check_crc(buf, bus->sprom_size);
  473. }
  474. if (err)
  475. ssb_printk(KERN_WARNING PFX "WARNING: Invalid"
  476. " SPROM CRC (corrupt SPROM)\n");
  477. }
  478. err = sprom_extract(bus, sprom, buf, bus->sprom_size);
  479. kfree(buf);
  480. out:
  481. return err;
  482. }
  483. static void ssb_pci_get_boardinfo(struct ssb_bus *bus,
  484. struct ssb_boardinfo *bi)
  485. {
  486. pci_read_config_word(bus->host_pci, PCI_SUBSYSTEM_VENDOR_ID,
  487. &bi->vendor);
  488. pci_read_config_word(bus->host_pci, PCI_SUBSYSTEM_ID,
  489. &bi->type);
  490. pci_read_config_word(bus->host_pci, PCI_REVISION_ID,
  491. &bi->rev);
  492. }
  493. int ssb_pci_get_invariants(struct ssb_bus *bus,
  494. struct ssb_init_invariants *iv)
  495. {
  496. int err;
  497. err = ssb_pci_sprom_get(bus, &iv->sprom);
  498. if (err)
  499. goto out;
  500. ssb_pci_get_boardinfo(bus, &iv->boardinfo);
  501. out:
  502. return err;
  503. }
  504. #ifdef CONFIG_SSB_DEBUG
  505. static int ssb_pci_assert_buspower(struct ssb_bus *bus)
  506. {
  507. if (likely(bus->powered_up))
  508. return 0;
  509. printk(KERN_ERR PFX "FATAL ERROR: Bus powered down "
  510. "while accessing PCI MMIO space\n");
  511. if (bus->power_warn_count <= 10) {
  512. bus->power_warn_count++;
  513. dump_stack();
  514. }
  515. return -ENODEV;
  516. }
  517. #else /* DEBUG */
  518. static inline int ssb_pci_assert_buspower(struct ssb_bus *bus)
  519. {
  520. return 0;
  521. }
  522. #endif /* DEBUG */
  523. static u8 ssb_pci_read8(struct ssb_device *dev, u16 offset)
  524. {
  525. struct ssb_bus *bus = dev->bus;
  526. if (unlikely(ssb_pci_assert_buspower(bus)))
  527. return 0xFF;
  528. if (unlikely(bus->mapped_device != dev)) {
  529. if (unlikely(ssb_pci_switch_core(bus, dev)))
  530. return 0xFF;
  531. }
  532. return ioread8(bus->mmio + offset);
  533. }
  534. static u16 ssb_pci_read16(struct ssb_device *dev, u16 offset)
  535. {
  536. struct ssb_bus *bus = dev->bus;
  537. if (unlikely(ssb_pci_assert_buspower(bus)))
  538. return 0xFFFF;
  539. if (unlikely(bus->mapped_device != dev)) {
  540. if (unlikely(ssb_pci_switch_core(bus, dev)))
  541. return 0xFFFF;
  542. }
  543. return ioread16(bus->mmio + offset);
  544. }
  545. static u32 ssb_pci_read32(struct ssb_device *dev, u16 offset)
  546. {
  547. struct ssb_bus *bus = dev->bus;
  548. if (unlikely(ssb_pci_assert_buspower(bus)))
  549. return 0xFFFFFFFF;
  550. if (unlikely(bus->mapped_device != dev)) {
  551. if (unlikely(ssb_pci_switch_core(bus, dev)))
  552. return 0xFFFFFFFF;
  553. }
  554. return ioread32(bus->mmio + offset);
  555. }
  556. #ifdef CONFIG_SSB_BLOCKIO
  557. static void ssb_pci_block_read(struct ssb_device *dev, void *buffer,
  558. size_t count, u16 offset, u8 reg_width)
  559. {
  560. struct ssb_bus *bus = dev->bus;
  561. void __iomem *addr = bus->mmio + offset;
  562. if (unlikely(ssb_pci_assert_buspower(bus)))
  563. goto error;
  564. if (unlikely(bus->mapped_device != dev)) {
  565. if (unlikely(ssb_pci_switch_core(bus, dev)))
  566. goto error;
  567. }
  568. switch (reg_width) {
  569. case sizeof(u8):
  570. ioread8_rep(addr, buffer, count);
  571. break;
  572. case sizeof(u16):
  573. SSB_WARN_ON(count & 1);
  574. ioread16_rep(addr, buffer, count >> 1);
  575. break;
  576. case sizeof(u32):
  577. SSB_WARN_ON(count & 3);
  578. ioread32_rep(addr, buffer, count >> 2);
  579. break;
  580. default:
  581. SSB_WARN_ON(1);
  582. }
  583. return;
  584. error:
  585. memset(buffer, 0xFF, count);
  586. }
  587. #endif /* CONFIG_SSB_BLOCKIO */
  588. static void ssb_pci_write8(struct ssb_device *dev, u16 offset, u8 value)
  589. {
  590. struct ssb_bus *bus = dev->bus;
  591. if (unlikely(ssb_pci_assert_buspower(bus)))
  592. return;
  593. if (unlikely(bus->mapped_device != dev)) {
  594. if (unlikely(ssb_pci_switch_core(bus, dev)))
  595. return;
  596. }
  597. iowrite8(value, bus->mmio + offset);
  598. }
  599. static void ssb_pci_write16(struct ssb_device *dev, u16 offset, u16 value)
  600. {
  601. struct ssb_bus *bus = dev->bus;
  602. if (unlikely(ssb_pci_assert_buspower(bus)))
  603. return;
  604. if (unlikely(bus->mapped_device != dev)) {
  605. if (unlikely(ssb_pci_switch_core(bus, dev)))
  606. return;
  607. }
  608. iowrite16(value, bus->mmio + offset);
  609. }
  610. static void ssb_pci_write32(struct ssb_device *dev, u16 offset, u32 value)
  611. {
  612. struct ssb_bus *bus = dev->bus;
  613. if (unlikely(ssb_pci_assert_buspower(bus)))
  614. return;
  615. if (unlikely(bus->mapped_device != dev)) {
  616. if (unlikely(ssb_pci_switch_core(bus, dev)))
  617. return;
  618. }
  619. iowrite32(value, bus->mmio + offset);
  620. }
  621. #ifdef CONFIG_SSB_BLOCKIO
  622. static void ssb_pci_block_write(struct ssb_device *dev, const void *buffer,
  623. size_t count, u16 offset, u8 reg_width)
  624. {
  625. struct ssb_bus *bus = dev->bus;
  626. void __iomem *addr = bus->mmio + offset;
  627. if (unlikely(ssb_pci_assert_buspower(bus)))
  628. return;
  629. if (unlikely(bus->mapped_device != dev)) {
  630. if (unlikely(ssb_pci_switch_core(bus, dev)))
  631. return;
  632. }
  633. switch (reg_width) {
  634. case sizeof(u8):
  635. iowrite8_rep(addr, buffer, count);
  636. break;
  637. case sizeof(u16):
  638. SSB_WARN_ON(count & 1);
  639. iowrite16_rep(addr, buffer, count >> 1);
  640. break;
  641. case sizeof(u32):
  642. SSB_WARN_ON(count & 3);
  643. iowrite32_rep(addr, buffer, count >> 2);
  644. break;
  645. default:
  646. SSB_WARN_ON(1);
  647. }
  648. }
  649. #endif /* CONFIG_SSB_BLOCKIO */
  650. /* Not "static", as it's used in main.c */
  651. const struct ssb_bus_ops ssb_pci_ops = {
  652. .read8 = ssb_pci_read8,
  653. .read16 = ssb_pci_read16,
  654. .read32 = ssb_pci_read32,
  655. .write8 = ssb_pci_write8,
  656. .write16 = ssb_pci_write16,
  657. .write32 = ssb_pci_write32,
  658. #ifdef CONFIG_SSB_BLOCKIO
  659. .block_read = ssb_pci_block_read,
  660. .block_write = ssb_pci_block_write,
  661. #endif
  662. };
  663. static ssize_t ssb_pci_attr_sprom_show(struct device *pcidev,
  664. struct device_attribute *attr,
  665. char *buf)
  666. {
  667. struct pci_dev *pdev = container_of(pcidev, struct pci_dev, dev);
  668. struct ssb_bus *bus;
  669. bus = ssb_pci_dev_to_bus(pdev);
  670. if (!bus)
  671. return -ENODEV;
  672. return ssb_attr_sprom_show(bus, buf, sprom_do_read);
  673. }
  674. static ssize_t ssb_pci_attr_sprom_store(struct device *pcidev,
  675. struct device_attribute *attr,
  676. const char *buf, size_t count)
  677. {
  678. struct pci_dev *pdev = container_of(pcidev, struct pci_dev, dev);
  679. struct ssb_bus *bus;
  680. bus = ssb_pci_dev_to_bus(pdev);
  681. if (!bus)
  682. return -ENODEV;
  683. return ssb_attr_sprom_store(bus, buf, count,
  684. sprom_check_crc, sprom_do_write);
  685. }
  686. static DEVICE_ATTR(ssb_sprom, 0600,
  687. ssb_pci_attr_sprom_show,
  688. ssb_pci_attr_sprom_store);
  689. void ssb_pci_exit(struct ssb_bus *bus)
  690. {
  691. struct pci_dev *pdev;
  692. if (bus->bustype != SSB_BUSTYPE_PCI)
  693. return;
  694. pdev = bus->host_pci;
  695. device_remove_file(&pdev->dev, &dev_attr_ssb_sprom);
  696. }
  697. int ssb_pci_init(struct ssb_bus *bus)
  698. {
  699. struct pci_dev *pdev;
  700. int err;
  701. if (bus->bustype != SSB_BUSTYPE_PCI)
  702. return 0;
  703. pdev = bus->host_pci;
  704. mutex_init(&bus->sprom_mutex);
  705. err = device_create_file(&pdev->dev, &dev_attr_ssb_sprom);
  706. if (err)
  707. goto out;
  708. out:
  709. return err;
  710. }