yosemite.dts 7.1 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304
  1. /*
  2. * Device Tree Source for AMCC Yosemite
  3. *
  4. * Copyright 2008 IBM Corp.
  5. * Josh Boyer <jwboyer@linux.vnet.ibm.com>
  6. *
  7. * This file is licensed under the terms of the GNU General Public
  8. * License version 2. This program is licensed "as is" without
  9. * any warranty of any kind, whether express or implied.
  10. */
  11. / {
  12. #address-cells = <2>;
  13. #size-cells = <1>;
  14. model = "amcc,yosemite";
  15. compatible = "amcc,yosemite","amcc,bamboo";
  16. dcr-parent = <&/cpus/cpu@0>;
  17. aliases {
  18. ethernet0 = &EMAC0;
  19. ethernet1 = &EMAC1;
  20. serial0 = &UART0;
  21. serial1 = &UART1;
  22. serial2 = &UART2;
  23. serial3 = &UART3;
  24. };
  25. cpus {
  26. #address-cells = <1>;
  27. #size-cells = <0>;
  28. cpu@0 {
  29. device_type = "cpu";
  30. model = "PowerPC,440EP";
  31. reg = <0>;
  32. clock-frequency = <0>; /* Filled in by zImage */
  33. timebase-frequency = <0>; /* Filled in by zImage */
  34. i-cache-line-size = <20>;
  35. d-cache-line-size = <20>;
  36. i-cache-size = <8000>;
  37. d-cache-size = <8000>;
  38. dcr-controller;
  39. dcr-access-method = "native";
  40. };
  41. };
  42. memory {
  43. device_type = "memory";
  44. reg = <0 0 0>; /* Filled in by zImage */
  45. };
  46. UIC0: interrupt-controller0 {
  47. compatible = "ibm,uic-440ep","ibm,uic";
  48. interrupt-controller;
  49. cell-index = <0>;
  50. dcr-reg = <0c0 009>;
  51. #address-cells = <0>;
  52. #size-cells = <0>;
  53. #interrupt-cells = <2>;
  54. };
  55. UIC1: interrupt-controller1 {
  56. compatible = "ibm,uic-440ep","ibm,uic";
  57. interrupt-controller;
  58. cell-index = <1>;
  59. dcr-reg = <0d0 009>;
  60. #address-cells = <0>;
  61. #size-cells = <0>;
  62. #interrupt-cells = <2>;
  63. interrupts = <1e 4 1f 4>; /* cascade */
  64. interrupt-parent = <&UIC0>;
  65. };
  66. SDR0: sdr {
  67. compatible = "ibm,sdr-440ep";
  68. dcr-reg = <00e 002>;
  69. };
  70. CPR0: cpr {
  71. compatible = "ibm,cpr-440ep";
  72. dcr-reg = <00c 002>;
  73. };
  74. plb {
  75. compatible = "ibm,plb-440ep", "ibm,plb-440gp", "ibm,plb4";
  76. #address-cells = <2>;
  77. #size-cells = <1>;
  78. ranges;
  79. clock-frequency = <0>; /* Filled in by zImage */
  80. SDRAM0: sdram {
  81. compatible = "ibm,sdram-440ep", "ibm,sdram-405gp";
  82. dcr-reg = <010 2>;
  83. };
  84. DMA0: dma {
  85. compatible = "ibm,dma-440ep", "ibm,dma-440gp";
  86. dcr-reg = <100 027>;
  87. };
  88. MAL0: mcmal {
  89. compatible = "ibm,mcmal-440ep", "ibm,mcmal-440gp", "ibm,mcmal";
  90. dcr-reg = <180 62>;
  91. num-tx-chans = <4>;
  92. num-rx-chans = <2>;
  93. interrupt-parent = <&MAL0>;
  94. interrupts = <0 1 2 3 4>;
  95. #interrupt-cells = <1>;
  96. #address-cells = <0>;
  97. #size-cells = <0>;
  98. interrupt-map = </*TXEOB*/ 0 &UIC0 a 4
  99. /*RXEOB*/ 1 &UIC0 b 4
  100. /*SERR*/ 2 &UIC1 0 4
  101. /*TXDE*/ 3 &UIC1 1 4
  102. /*RXDE*/ 4 &UIC1 2 4>;
  103. };
  104. POB0: opb {
  105. compatible = "ibm,opb-440ep", "ibm,opb-440gp", "ibm,opb";
  106. #address-cells = <1>;
  107. #size-cells = <1>;
  108. /* Bamboo is oddball in the 44x world and doesn't use the ERPN
  109. * bits.
  110. */
  111. ranges = <00000000 0 00000000 80000000
  112. 80000000 0 80000000 80000000>;
  113. interrupt-parent = <&UIC1>;
  114. interrupts = <7 4>;
  115. clock-frequency = <0>; /* Filled in by zImage */
  116. EBC0: ebc {
  117. compatible = "ibm,ebc-440ep", "ibm,ebc-440gp", "ibm,ebc";
  118. dcr-reg = <012 2>;
  119. #address-cells = <2>;
  120. #size-cells = <1>;
  121. clock-frequency = <0>; /* Filled in by zImage */
  122. interrupts = <5 1>;
  123. interrupt-parent = <&UIC1>;
  124. };
  125. UART0: serial@ef600300 {
  126. device_type = "serial";
  127. compatible = "ns16550";
  128. reg = <ef600300 8>;
  129. virtual-reg = <ef600300>;
  130. clock-frequency = <0>; /* Filled in by zImage */
  131. current-speed = <1c200>;
  132. interrupt-parent = <&UIC0>;
  133. interrupts = <0 4>;
  134. };
  135. UART1: serial@ef600400 {
  136. device_type = "serial";
  137. compatible = "ns16550";
  138. reg = <ef600400 8>;
  139. virtual-reg = <ef600400>;
  140. clock-frequency = <0>;
  141. current-speed = <0>;
  142. interrupt-parent = <&UIC0>;
  143. interrupts = <1 4>;
  144. };
  145. UART2: serial@ef600500 {
  146. device_type = "serial";
  147. compatible = "ns16550";
  148. reg = <ef600500 8>;
  149. virtual-reg = <ef600500>;
  150. clock-frequency = <0>;
  151. current-speed = <0>;
  152. interrupt-parent = <&UIC0>;
  153. interrupts = <3 4>;
  154. status = "disabled";
  155. };
  156. UART3: serial@ef600600 {
  157. device_type = "serial";
  158. compatible = "ns16550";
  159. reg = <ef600600 8>;
  160. virtual-reg = <ef600600>;
  161. clock-frequency = <0>;
  162. current-speed = <0>;
  163. interrupt-parent = <&UIC0>;
  164. interrupts = <4 4>;
  165. status = "disabled";
  166. };
  167. IIC0: i2c@ef600700 {
  168. compatible = "ibm,iic-440ep", "ibm,iic-440gp", "ibm,iic";
  169. reg = <ef600700 14>;
  170. interrupt-parent = <&UIC0>;
  171. interrupts = <2 4>;
  172. };
  173. IIC1: i2c@ef600800 {
  174. compatible = "ibm,iic-440ep", "ibm,iic-440gp", "ibm,iic";
  175. reg = <ef600800 14>;
  176. interrupt-parent = <&UIC0>;
  177. interrupts = <7 4>;
  178. };
  179. spi@ef600900 {
  180. compatible = "amcc,spi-440ep";
  181. reg = <ef600900 6>;
  182. interrupts = <8 4>;
  183. interrupt-parent = <&UIC0>;
  184. };
  185. ZMII0: emac-zmii@ef600d00 {
  186. compatible = "ibm,zmii-440ep", "ibm,zmii-440gp", "ibm,zmii";
  187. reg = <ef600d00 c>;
  188. };
  189. EMAC0: ethernet@ef600e00 {
  190. device_type = "network";
  191. compatible = "ibm,emac-440ep", "ibm,emac-440gp", "ibm,emac";
  192. interrupt-parent = <&UIC1>;
  193. interrupts = <1c 4 1d 4>;
  194. reg = <ef600e00 70>;
  195. local-mac-address = [000000000000];
  196. mal-device = <&MAL0>;
  197. mal-tx-channel = <0 1>;
  198. mal-rx-channel = <0>;
  199. cell-index = <0>;
  200. max-frame-size = <5dc>;
  201. rx-fifo-size = <1000>;
  202. tx-fifo-size = <800>;
  203. phy-mode = "rmii";
  204. phy-map = <00000000>;
  205. zmii-device = <&ZMII0>;
  206. zmii-channel = <0>;
  207. };
  208. EMAC1: ethernet@ef600f00 {
  209. device_type = "network";
  210. compatible = "ibm,emac-440ep", "ibm,emac-440gp", "ibm,emac";
  211. interrupt-parent = <&UIC1>;
  212. interrupts = <1e 4 1f 4>;
  213. reg = <ef600f00 70>;
  214. local-mac-address = [000000000000];
  215. mal-device = <&MAL0>;
  216. mal-tx-channel = <2 3>;
  217. mal-rx-channel = <1>;
  218. cell-index = <1>;
  219. max-frame-size = <5dc>;
  220. rx-fifo-size = <1000>;
  221. tx-fifo-size = <800>;
  222. phy-mode = "rmii";
  223. phy-map = <00000000>;
  224. zmii-device = <&ZMII0>;
  225. zmii-channel = <1>;
  226. };
  227. usb@ef601000 {
  228. compatible = "ohci-be";
  229. reg = <ef601000 80>;
  230. interrupts = <8 4 9 4>;
  231. interrupt-parent = < &UIC1 >;
  232. };
  233. };
  234. PCI0: pci@ec000000 {
  235. device_type = "pci";
  236. #interrupt-cells = <1>;
  237. #size-cells = <2>;
  238. #address-cells = <3>;
  239. compatible = "ibm,plb440ep-pci", "ibm,plb-pci";
  240. primary;
  241. reg = <0 eec00000 8 /* Config space access */
  242. 0 eed00000 4 /* IACK */
  243. 0 eed00000 4 /* Special cycle */
  244. 0 ef400000 40>; /* Internal registers */
  245. /* Outbound ranges, one memory and one IO,
  246. * later cannot be changed. Chip supports a second
  247. * IO range but we don't use it for now
  248. */
  249. ranges = <02000000 0 a0000000 0 a0000000 0 20000000
  250. 01000000 0 00000000 0 e8000000 0 00010000>;
  251. /* Inbound 2GB range starting at 0 */
  252. dma-ranges = <42000000 0 0 0 0 0 80000000>;
  253. /* Bamboo has all 4 IRQ pins tied together per slot */
  254. interrupt-map-mask = <f800 0 0 0>;
  255. interrupt-map = <
  256. /* IDSEL 1 */
  257. 0800 0 0 0 &UIC0 1c 8
  258. /* IDSEL 2 */
  259. 1000 0 0 0 &UIC0 1b 8
  260. /* IDSEL 3 */
  261. 1800 0 0 0 &UIC0 1a 8
  262. /* IDSEL 4 */
  263. 2000 0 0 0 &UIC0 19 8
  264. >;
  265. };
  266. };
  267. chosen {
  268. linux,stdout-path = "/plb/opb/serial@ef600300";
  269. };
  270. };