mach-imx6q.c 4.3 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184
  1. /*
  2. * Copyright 2011 Freescale Semiconductor, Inc.
  3. * Copyright 2011 Linaro Ltd.
  4. *
  5. * The code contained herein is licensed under the GNU General Public
  6. * License. You may obtain a copy of the GNU General Public License
  7. * Version 2 or later at the following locations:
  8. *
  9. * http://www.opensource.org/licenses/gpl-license.html
  10. * http://www.gnu.org/copyleft/gpl.html
  11. */
  12. #include <linux/clk.h>
  13. #include <linux/clkdev.h>
  14. #include <linux/delay.h>
  15. #include <linux/init.h>
  16. #include <linux/io.h>
  17. #include <linux/irq.h>
  18. #include <linux/irqdomain.h>
  19. #include <linux/of.h>
  20. #include <linux/of_address.h>
  21. #include <linux/of_irq.h>
  22. #include <linux/of_platform.h>
  23. #include <linux/phy.h>
  24. #include <linux/micrel_phy.h>
  25. #include <asm/smp_twd.h>
  26. #include <asm/hardware/cache-l2x0.h>
  27. #include <asm/hardware/gic.h>
  28. #include <asm/mach/arch.h>
  29. #include <asm/mach/time.h>
  30. #include <asm/system_misc.h>
  31. #include <mach/common.h>
  32. #include <mach/hardware.h>
  33. void imx6q_restart(char mode, const char *cmd)
  34. {
  35. struct device_node *np;
  36. void __iomem *wdog_base;
  37. np = of_find_compatible_node(NULL, NULL, "fsl,imx6q-wdt");
  38. wdog_base = of_iomap(np, 0);
  39. if (!wdog_base)
  40. goto soft;
  41. imx_src_prepare_restart();
  42. /* enable wdog */
  43. writew_relaxed(1 << 2, wdog_base);
  44. /* write twice to ensure the request will not get ignored */
  45. writew_relaxed(1 << 2, wdog_base);
  46. /* wait for reset to assert ... */
  47. mdelay(500);
  48. pr_err("Watchdog reset failed to assert reset\n");
  49. /* delay to allow the serial port to show the message */
  50. mdelay(50);
  51. soft:
  52. /* we'll take a jump through zero as a poor second */
  53. soft_restart(0);
  54. }
  55. /* For imx6q sabrelite board: set KSZ9021RN RGMII pad skew */
  56. static int ksz9021rn_phy_fixup(struct phy_device *phydev)
  57. {
  58. if (IS_ENABLED(CONFIG_PHYLIB)) {
  59. /* min rx data delay */
  60. phy_write(phydev, 0x0b, 0x8105);
  61. phy_write(phydev, 0x0c, 0x0000);
  62. /* max rx/tx clock delay, min rx/tx control delay */
  63. phy_write(phydev, 0x0b, 0x8104);
  64. phy_write(phydev, 0x0c, 0xf0f0);
  65. phy_write(phydev, 0x0b, 0x104);
  66. }
  67. return 0;
  68. }
  69. static void __init imx6q_sabrelite_cko1_setup(void)
  70. {
  71. struct clk *cko1_sel, *ahb, *cko1;
  72. unsigned long rate;
  73. cko1_sel = clk_get_sys(NULL, "cko1_sel");
  74. ahb = clk_get_sys(NULL, "ahb");
  75. cko1 = clk_get_sys(NULL, "cko1");
  76. if (IS_ERR(cko1_sel) || IS_ERR(ahb) || IS_ERR(cko1)) {
  77. pr_err("cko1 setup failed!\n");
  78. goto put_clk;
  79. }
  80. clk_set_parent(cko1_sel, ahb);
  81. rate = clk_round_rate(cko1, 16000000);
  82. clk_set_rate(cko1, rate);
  83. clk_register_clkdev(cko1, NULL, "0-000a");
  84. put_clk:
  85. if (!IS_ERR(cko1_sel))
  86. clk_put(cko1_sel);
  87. if (!IS_ERR(ahb))
  88. clk_put(ahb);
  89. if (!IS_ERR(cko1))
  90. clk_put(cko1);
  91. }
  92. static void __init imx6q_sabrelite_init(void)
  93. {
  94. if (IS_ENABLED(CONFIG_PHYLIB))
  95. phy_register_fixup_for_uid(PHY_ID_KSZ9021, MICREL_PHY_ID_MASK,
  96. ksz9021rn_phy_fixup);
  97. imx6q_sabrelite_cko1_setup();
  98. }
  99. static void __init imx6q_init_machine(void)
  100. {
  101. if (of_machine_is_compatible("fsl,imx6q-sabrelite"))
  102. imx6q_sabrelite_init();
  103. of_platform_populate(NULL, of_default_bus_match_table, NULL, NULL);
  104. imx6q_pm_init();
  105. }
  106. static void __init imx6q_map_io(void)
  107. {
  108. imx_lluart_map_io();
  109. imx_scu_map_io();
  110. imx6q_clock_map_io();
  111. }
  112. static int __init imx6q_gpio_add_irq_domain(struct device_node *np,
  113. struct device_node *interrupt_parent)
  114. {
  115. static int gpio_irq_base = MXC_GPIO_IRQ_START + ARCH_NR_GPIOS;
  116. gpio_irq_base -= 32;
  117. irq_domain_add_legacy(np, 32, gpio_irq_base, 0, &irq_domain_simple_ops,
  118. NULL);
  119. return 0;
  120. }
  121. static const struct of_device_id imx6q_irq_match[] __initconst = {
  122. { .compatible = "arm,cortex-a9-gic", .data = gic_of_init, },
  123. { .compatible = "fsl,imx6q-gpio", .data = imx6q_gpio_add_irq_domain, },
  124. { /* sentinel */ }
  125. };
  126. static void __init imx6q_init_irq(void)
  127. {
  128. l2x0_of_init(0, ~0UL);
  129. imx_src_init();
  130. imx_gpc_init();
  131. of_irq_init(imx6q_irq_match);
  132. }
  133. static void __init imx6q_timer_init(void)
  134. {
  135. mx6q_clocks_init();
  136. twd_local_timer_of_register();
  137. }
  138. static struct sys_timer imx6q_timer = {
  139. .init = imx6q_timer_init,
  140. };
  141. static const char *imx6q_dt_compat[] __initdata = {
  142. "fsl,imx6q-arm2",
  143. "fsl,imx6q-sabrelite",
  144. "fsl,imx6q-sabresd",
  145. "fsl,imx6q",
  146. NULL,
  147. };
  148. DT_MACHINE_START(IMX6Q, "Freescale i.MX6 Quad (Device Tree)")
  149. .map_io = imx6q_map_io,
  150. .init_irq = imx6q_init_irq,
  151. .handle_irq = imx6q_handle_irq,
  152. .timer = &imx6q_timer,
  153. .init_machine = imx6q_init_machine,
  154. .dt_compat = imx6q_dt_compat,
  155. .restart = imx6q_restart,
  156. MACHINE_END