iwl-core.c 89 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182838485868788899091929394959697989910010110210310410510610710810911011111211311411511611711811912012112212312412512612712812913013113213313413513613713813914014114214314414514614714814915015115215315415515615715815916016116216316416516616716816917017117217317417517617717817918018118218318418518618718818919019119219319419519619719819920020120220320420520620720820921021121221321421521621721821922022122222322422522622722822923023123223323423523623723823924024124224324424524624724824925025125225325425525625725825926026126226326426526626726826927027127227327427527627727827928028128228328428528628728828929029129229329429529629729829930030130230330430530630730830931031131231331431531631731831932032132232332432532632732832933033133233333433533633733833934034134234334434534634734834935035135235335435535635735835936036136236336436536636736836937037137237337437537637737837938038138238338438538638738838939039139239339439539639739839940040140240340440540640740840941041141241341441541641741841942042142242342442542642742842943043143243343443543643743843944044144244344444544644744844945045145245345445545645745845946046146246346446546646746846947047147247347447547647747847948048148248348448548648748848949049149249349449549649749849950050150250350450550650750850951051151251351451551651751851952052152252352452552652752852953053153253353453553653753853954054154254354454554654754854955055155255355455555655755855956056156256356456556656756856957057157257357457557657757857958058158258358458558658758858959059159259359459559659759859960060160260360460560660760860961061161261361461561661761861962062162262362462562662762862963063163263363463563663763863964064164264364464564664764864965065165265365465565665765865966066166266366466566666766866967067167267367467567667767867968068168268368468568668768868969069169269369469569669769869970070170270370470570670770870971071171271371471571671771871972072172272372472572672772872973073173273373473573673773873974074174274374474574674774874975075175275375475575675775875976076176276376476576676776876977077177277377477577677777877978078178278378478578678778878979079179279379479579679779879980080180280380480580680780880981081181281381481581681781881982082182282382482582682782882983083183283383483583683783883984084184284384484584684784884985085185285385485585685785885986086186286386486586686786886987087187287387487587687787887988088188288388488588688788888989089189289389489589689789889990090190290390490590690790890991091191291391491591691791891992092192292392492592692792892993093193293393493593693793893994094194294394494594694794894995095195295395495595695795895996096196296396496596696796896997097197297397497597697797897998098198298398498598698798898999099199299399499599699799899910001001100210031004100510061007100810091010101110121013101410151016101710181019102010211022102310241025102610271028102910301031103210331034103510361037103810391040104110421043104410451046104710481049105010511052105310541055105610571058105910601061106210631064106510661067106810691070107110721073107410751076107710781079108010811082108310841085108610871088108910901091109210931094109510961097109810991100110111021103110411051106110711081109111011111112111311141115111611171118111911201121112211231124112511261127112811291130113111321133113411351136113711381139114011411142114311441145114611471148114911501151115211531154115511561157115811591160116111621163116411651166116711681169117011711172117311741175117611771178117911801181118211831184118511861187118811891190119111921193119411951196119711981199120012011202120312041205120612071208120912101211121212131214121512161217121812191220122112221223122412251226122712281229123012311232123312341235123612371238123912401241124212431244124512461247124812491250125112521253125412551256125712581259126012611262126312641265126612671268126912701271127212731274127512761277127812791280128112821283128412851286128712881289129012911292129312941295129612971298129913001301130213031304130513061307130813091310131113121313131413151316131713181319132013211322132313241325132613271328132913301331133213331334133513361337133813391340134113421343134413451346134713481349135013511352135313541355135613571358135913601361136213631364136513661367136813691370137113721373137413751376137713781379138013811382138313841385138613871388138913901391139213931394139513961397139813991400140114021403140414051406140714081409141014111412141314141415141614171418141914201421142214231424142514261427142814291430143114321433143414351436143714381439144014411442144314441445144614471448144914501451145214531454145514561457145814591460146114621463146414651466146714681469147014711472147314741475147614771478147914801481148214831484148514861487148814891490149114921493149414951496149714981499150015011502150315041505150615071508150915101511151215131514151515161517151815191520152115221523152415251526152715281529153015311532153315341535153615371538153915401541154215431544154515461547154815491550155115521553155415551556155715581559156015611562156315641565156615671568156915701571157215731574157515761577157815791580158115821583158415851586158715881589159015911592159315941595159615971598159916001601160216031604160516061607160816091610161116121613161416151616161716181619162016211622162316241625162616271628162916301631163216331634163516361637163816391640164116421643164416451646164716481649165016511652165316541655165616571658165916601661166216631664166516661667166816691670167116721673167416751676167716781679168016811682168316841685168616871688168916901691169216931694169516961697169816991700170117021703170417051706170717081709171017111712171317141715171617171718171917201721172217231724172517261727172817291730173117321733173417351736173717381739174017411742174317441745174617471748174917501751175217531754175517561757175817591760176117621763176417651766176717681769177017711772177317741775177617771778177917801781178217831784178517861787178817891790179117921793179417951796179717981799180018011802180318041805180618071808180918101811181218131814181518161817181818191820182118221823182418251826182718281829183018311832183318341835183618371838183918401841184218431844184518461847184818491850185118521853185418551856185718581859186018611862186318641865186618671868186918701871187218731874187518761877187818791880188118821883188418851886188718881889189018911892189318941895189618971898189919001901190219031904190519061907190819091910191119121913191419151916191719181919192019211922192319241925192619271928192919301931193219331934193519361937193819391940194119421943194419451946194719481949195019511952195319541955195619571958195919601961196219631964196519661967196819691970197119721973197419751976197719781979198019811982198319841985198619871988198919901991199219931994199519961997199819992000200120022003200420052006200720082009201020112012201320142015201620172018201920202021202220232024202520262027202820292030203120322033203420352036203720382039204020412042204320442045204620472048204920502051205220532054205520562057205820592060206120622063206420652066206720682069207020712072207320742075207620772078207920802081208220832084208520862087208820892090209120922093209420952096209720982099210021012102210321042105210621072108210921102111211221132114211521162117211821192120212121222123212421252126212721282129213021312132213321342135213621372138213921402141214221432144214521462147214821492150215121522153215421552156215721582159216021612162216321642165216621672168216921702171217221732174217521762177217821792180218121822183218421852186218721882189219021912192219321942195219621972198219922002201220222032204220522062207220822092210221122122213221422152216221722182219222022212222222322242225222622272228222922302231223222332234223522362237223822392240224122422243224422452246224722482249225022512252225322542255225622572258225922602261226222632264226522662267226822692270227122722273227422752276227722782279228022812282228322842285228622872288228922902291229222932294229522962297229822992300230123022303230423052306230723082309231023112312231323142315231623172318231923202321232223232324232523262327232823292330233123322333233423352336233723382339234023412342234323442345234623472348234923502351235223532354235523562357235823592360236123622363236423652366236723682369237023712372237323742375237623772378237923802381238223832384238523862387238823892390239123922393239423952396239723982399240024012402240324042405240624072408240924102411241224132414241524162417241824192420242124222423242424252426242724282429243024312432243324342435243624372438243924402441244224432444244524462447244824492450245124522453245424552456245724582459246024612462246324642465246624672468246924702471247224732474247524762477247824792480248124822483248424852486248724882489249024912492249324942495249624972498249925002501250225032504250525062507250825092510251125122513251425152516251725182519252025212522252325242525252625272528252925302531253225332534253525362537253825392540254125422543254425452546254725482549255025512552255325542555255625572558255925602561256225632564256525662567256825692570257125722573257425752576257725782579258025812582258325842585258625872588258925902591259225932594259525962597259825992600260126022603260426052606260726082609261026112612261326142615261626172618261926202621262226232624262526262627262826292630263126322633263426352636263726382639264026412642264326442645264626472648264926502651265226532654265526562657265826592660266126622663266426652666266726682669267026712672267326742675267626772678267926802681268226832684268526862687268826892690269126922693269426952696269726982699270027012702270327042705270627072708270927102711271227132714271527162717271827192720272127222723272427252726272727282729273027312732273327342735273627372738273927402741274227432744274527462747274827492750275127522753275427552756275727582759276027612762276327642765276627672768276927702771277227732774277527762777277827792780278127822783278427852786278727882789279027912792279327942795279627972798279928002801280228032804280528062807280828092810281128122813281428152816281728182819282028212822282328242825282628272828282928302831283228332834283528362837283828392840284128422843284428452846284728482849285028512852285328542855285628572858285928602861286228632864286528662867286828692870287128722873287428752876287728782879288028812882288328842885288628872888288928902891289228932894289528962897289828992900290129022903290429052906290729082909291029112912291329142915291629172918291929202921292229232924292529262927292829292930293129322933293429352936293729382939294029412942294329442945294629472948294929502951295229532954295529562957295829592960296129622963296429652966296729682969297029712972297329742975297629772978297929802981298229832984298529862987298829892990299129922993299429952996299729982999300030013002300330043005300630073008300930103011301230133014301530163017301830193020302130223023302430253026302730283029303030313032303330343035303630373038303930403041304230433044304530463047304830493050305130523053305430553056305730583059306030613062306330643065306630673068306930703071307230733074307530763077307830793080308130823083308430853086308730883089309030913092309330943095309630973098309931003101310231033104310531063107310831093110311131123113311431153116311731183119312031213122312331243125312631273128312931303131313231333134313531363137313831393140314131423143314431453146314731483149315031513152315331543155315631573158315931603161316231633164316531663167316831693170
  1. /******************************************************************************
  2. *
  3. * GPL LICENSE SUMMARY
  4. *
  5. * Copyright(c) 2008 - 2010 Intel Corporation. All rights reserved.
  6. *
  7. * This program is free software; you can redistribute it and/or modify
  8. * it under the terms of version 2 of the GNU General Public License as
  9. * published by the Free Software Foundation.
  10. *
  11. * This program is distributed in the hope that it will be useful, but
  12. * WITHOUT ANY WARRANTY; without even the implied warranty of
  13. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
  14. * General Public License for more details.
  15. *
  16. * You should have received a copy of the GNU General Public License
  17. * along with this program; if not, write to the Free Software
  18. * Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston, MA 02110,
  19. * USA
  20. *
  21. * The full GNU General Public License is included in this distribution
  22. * in the file called LICENSE.GPL.
  23. *
  24. * Contact Information:
  25. * Intel Linux Wireless <ilw@linux.intel.com>
  26. * Intel Corporation, 5200 N.E. Elam Young Parkway, Hillsboro, OR 97124-6497
  27. *****************************************************************************/
  28. #include <linux/kernel.h>
  29. #include <linux/module.h>
  30. #include <linux/etherdevice.h>
  31. #include <linux/sched.h>
  32. #include <net/mac80211.h>
  33. #include "iwl-eeprom.h"
  34. #include "iwl-dev.h" /* FIXME: remove */
  35. #include "iwl-debug.h"
  36. #include "iwl-core.h"
  37. #include "iwl-io.h"
  38. #include "iwl-power.h"
  39. #include "iwl-sta.h"
  40. #include "iwl-helpers.h"
  41. MODULE_DESCRIPTION("iwl core");
  42. MODULE_VERSION(IWLWIFI_VERSION);
  43. MODULE_AUTHOR(DRV_COPYRIGHT " " DRV_AUTHOR);
  44. MODULE_LICENSE("GPL");
  45. /*
  46. * set bt_coex_active to true, uCode will do kill/defer
  47. * every time the priority line is asserted (BT is sending signals on the
  48. * priority line in the PCIx).
  49. * set bt_coex_active to false, uCode will ignore the BT activity and
  50. * perform the normal operation
  51. *
  52. * User might experience transmit issue on some platform due to WiFi/BT
  53. * co-exist problem. The possible behaviors are:
  54. * Able to scan and finding all the available AP
  55. * Not able to associate with any AP
  56. * On those platforms, WiFi communication can be restored by set
  57. * "bt_coex_active" module parameter to "false"
  58. *
  59. * default: bt_coex_active = true (BT_COEX_ENABLE)
  60. */
  61. static bool bt_coex_active = true;
  62. module_param(bt_coex_active, bool, S_IRUGO);
  63. MODULE_PARM_DESC(bt_coex_active, "enable wifi/bluetooth co-exist\n");
  64. static struct iwl_wimax_coex_event_entry cu_priorities[COEX_NUM_OF_EVENTS] = {
  65. {COEX_CU_UNASSOC_IDLE_RP, COEX_CU_UNASSOC_IDLE_WP,
  66. 0, COEX_UNASSOC_IDLE_FLAGS},
  67. {COEX_CU_UNASSOC_MANUAL_SCAN_RP, COEX_CU_UNASSOC_MANUAL_SCAN_WP,
  68. 0, COEX_UNASSOC_MANUAL_SCAN_FLAGS},
  69. {COEX_CU_UNASSOC_AUTO_SCAN_RP, COEX_CU_UNASSOC_AUTO_SCAN_WP,
  70. 0, COEX_UNASSOC_AUTO_SCAN_FLAGS},
  71. {COEX_CU_CALIBRATION_RP, COEX_CU_CALIBRATION_WP,
  72. 0, COEX_CALIBRATION_FLAGS},
  73. {COEX_CU_PERIODIC_CALIBRATION_RP, COEX_CU_PERIODIC_CALIBRATION_WP,
  74. 0, COEX_PERIODIC_CALIBRATION_FLAGS},
  75. {COEX_CU_CONNECTION_ESTAB_RP, COEX_CU_CONNECTION_ESTAB_WP,
  76. 0, COEX_CONNECTION_ESTAB_FLAGS},
  77. {COEX_CU_ASSOCIATED_IDLE_RP, COEX_CU_ASSOCIATED_IDLE_WP,
  78. 0, COEX_ASSOCIATED_IDLE_FLAGS},
  79. {COEX_CU_ASSOC_MANUAL_SCAN_RP, COEX_CU_ASSOC_MANUAL_SCAN_WP,
  80. 0, COEX_ASSOC_MANUAL_SCAN_FLAGS},
  81. {COEX_CU_ASSOC_AUTO_SCAN_RP, COEX_CU_ASSOC_AUTO_SCAN_WP,
  82. 0, COEX_ASSOC_AUTO_SCAN_FLAGS},
  83. {COEX_CU_ASSOC_ACTIVE_LEVEL_RP, COEX_CU_ASSOC_ACTIVE_LEVEL_WP,
  84. 0, COEX_ASSOC_ACTIVE_LEVEL_FLAGS},
  85. {COEX_CU_RF_ON_RP, COEX_CU_RF_ON_WP, 0, COEX_CU_RF_ON_FLAGS},
  86. {COEX_CU_RF_OFF_RP, COEX_CU_RF_OFF_WP, 0, COEX_RF_OFF_FLAGS},
  87. {COEX_CU_STAND_ALONE_DEBUG_RP, COEX_CU_STAND_ALONE_DEBUG_WP,
  88. 0, COEX_STAND_ALONE_DEBUG_FLAGS},
  89. {COEX_CU_IPAN_ASSOC_LEVEL_RP, COEX_CU_IPAN_ASSOC_LEVEL_WP,
  90. 0, COEX_IPAN_ASSOC_LEVEL_FLAGS},
  91. {COEX_CU_RSRVD1_RP, COEX_CU_RSRVD1_WP, 0, COEX_RSRVD1_FLAGS},
  92. {COEX_CU_RSRVD2_RP, COEX_CU_RSRVD2_WP, 0, COEX_RSRVD2_FLAGS}
  93. };
  94. #define IWL_DECLARE_RATE_INFO(r, s, ip, in, rp, rn, pp, np) \
  95. [IWL_RATE_##r##M_INDEX] = { IWL_RATE_##r##M_PLCP, \
  96. IWL_RATE_SISO_##s##M_PLCP, \
  97. IWL_RATE_MIMO2_##s##M_PLCP,\
  98. IWL_RATE_MIMO3_##s##M_PLCP,\
  99. IWL_RATE_##r##M_IEEE, \
  100. IWL_RATE_##ip##M_INDEX, \
  101. IWL_RATE_##in##M_INDEX, \
  102. IWL_RATE_##rp##M_INDEX, \
  103. IWL_RATE_##rn##M_INDEX, \
  104. IWL_RATE_##pp##M_INDEX, \
  105. IWL_RATE_##np##M_INDEX }
  106. u32 iwl_debug_level;
  107. EXPORT_SYMBOL(iwl_debug_level);
  108. /*
  109. * Parameter order:
  110. * rate, ht rate, prev rate, next rate, prev tgg rate, next tgg rate
  111. *
  112. * If there isn't a valid next or previous rate then INV is used which
  113. * maps to IWL_RATE_INVALID
  114. *
  115. */
  116. const struct iwl_rate_info iwl_rates[IWL_RATE_COUNT] = {
  117. IWL_DECLARE_RATE_INFO(1, INV, INV, 2, INV, 2, INV, 2), /* 1mbps */
  118. IWL_DECLARE_RATE_INFO(2, INV, 1, 5, 1, 5, 1, 5), /* 2mbps */
  119. IWL_DECLARE_RATE_INFO(5, INV, 2, 6, 2, 11, 2, 11), /*5.5mbps */
  120. IWL_DECLARE_RATE_INFO(11, INV, 9, 12, 9, 12, 5, 18), /* 11mbps */
  121. IWL_DECLARE_RATE_INFO(6, 6, 5, 9, 5, 11, 5, 11), /* 6mbps */
  122. IWL_DECLARE_RATE_INFO(9, 6, 6, 11, 6, 11, 5, 11), /* 9mbps */
  123. IWL_DECLARE_RATE_INFO(12, 12, 11, 18, 11, 18, 11, 18), /* 12mbps */
  124. IWL_DECLARE_RATE_INFO(18, 18, 12, 24, 12, 24, 11, 24), /* 18mbps */
  125. IWL_DECLARE_RATE_INFO(24, 24, 18, 36, 18, 36, 18, 36), /* 24mbps */
  126. IWL_DECLARE_RATE_INFO(36, 36, 24, 48, 24, 48, 24, 48), /* 36mbps */
  127. IWL_DECLARE_RATE_INFO(48, 48, 36, 54, 36, 54, 36, 54), /* 48mbps */
  128. IWL_DECLARE_RATE_INFO(54, 54, 48, INV, 48, INV, 48, INV),/* 54mbps */
  129. IWL_DECLARE_RATE_INFO(60, 60, 48, INV, 48, INV, 48, INV),/* 60mbps */
  130. /* FIXME:RS: ^^ should be INV (legacy) */
  131. };
  132. EXPORT_SYMBOL(iwl_rates);
  133. /**
  134. * translate ucode response to mac80211 tx status control values
  135. */
  136. void iwl_hwrate_to_tx_control(struct iwl_priv *priv, u32 rate_n_flags,
  137. struct ieee80211_tx_info *info)
  138. {
  139. struct ieee80211_tx_rate *r = &info->control.rates[0];
  140. info->antenna_sel_tx =
  141. ((rate_n_flags & RATE_MCS_ANT_ABC_MSK) >> RATE_MCS_ANT_POS);
  142. if (rate_n_flags & RATE_MCS_HT_MSK)
  143. r->flags |= IEEE80211_TX_RC_MCS;
  144. if (rate_n_flags & RATE_MCS_GF_MSK)
  145. r->flags |= IEEE80211_TX_RC_GREEN_FIELD;
  146. if (rate_n_flags & RATE_MCS_HT40_MSK)
  147. r->flags |= IEEE80211_TX_RC_40_MHZ_WIDTH;
  148. if (rate_n_flags & RATE_MCS_DUP_MSK)
  149. r->flags |= IEEE80211_TX_RC_DUP_DATA;
  150. if (rate_n_flags & RATE_MCS_SGI_MSK)
  151. r->flags |= IEEE80211_TX_RC_SHORT_GI;
  152. r->idx = iwl_hwrate_to_mac80211_idx(rate_n_flags, info->band);
  153. }
  154. EXPORT_SYMBOL(iwl_hwrate_to_tx_control);
  155. int iwl_hwrate_to_plcp_idx(u32 rate_n_flags)
  156. {
  157. int idx = 0;
  158. /* HT rate format */
  159. if (rate_n_flags & RATE_MCS_HT_MSK) {
  160. idx = (rate_n_flags & 0xff);
  161. if (idx >= IWL_RATE_MIMO3_6M_PLCP)
  162. idx = idx - IWL_RATE_MIMO3_6M_PLCP;
  163. else if (idx >= IWL_RATE_MIMO2_6M_PLCP)
  164. idx = idx - IWL_RATE_MIMO2_6M_PLCP;
  165. idx += IWL_FIRST_OFDM_RATE;
  166. /* skip 9M not supported in ht*/
  167. if (idx >= IWL_RATE_9M_INDEX)
  168. idx += 1;
  169. if ((idx >= IWL_FIRST_OFDM_RATE) && (idx <= IWL_LAST_OFDM_RATE))
  170. return idx;
  171. /* legacy rate format, search for match in table */
  172. } else {
  173. for (idx = 0; idx < ARRAY_SIZE(iwl_rates); idx++)
  174. if (iwl_rates[idx].plcp == (rate_n_flags & 0xFF))
  175. return idx;
  176. }
  177. return -1;
  178. }
  179. EXPORT_SYMBOL(iwl_hwrate_to_plcp_idx);
  180. int iwl_hwrate_to_mac80211_idx(u32 rate_n_flags, enum ieee80211_band band)
  181. {
  182. int idx = 0;
  183. int band_offset = 0;
  184. /* HT rate format: mac80211 wants an MCS number, which is just LSB */
  185. if (rate_n_flags & RATE_MCS_HT_MSK) {
  186. idx = (rate_n_flags & 0xff);
  187. return idx;
  188. /* Legacy rate format, search for match in table */
  189. } else {
  190. if (band == IEEE80211_BAND_5GHZ)
  191. band_offset = IWL_FIRST_OFDM_RATE;
  192. for (idx = band_offset; idx < IWL_RATE_COUNT_LEGACY; idx++)
  193. if (iwl_rates[idx].plcp == (rate_n_flags & 0xFF))
  194. return idx - band_offset;
  195. }
  196. return -1;
  197. }
  198. u8 iwl_toggle_tx_ant(struct iwl_priv *priv, u8 ant)
  199. {
  200. int i;
  201. u8 ind = ant;
  202. for (i = 0; i < RATE_ANT_NUM - 1; i++) {
  203. ind = (ind + 1) < RATE_ANT_NUM ? ind + 1 : 0;
  204. if (priv->hw_params.valid_tx_ant & BIT(ind))
  205. return ind;
  206. }
  207. return ant;
  208. }
  209. EXPORT_SYMBOL(iwl_toggle_tx_ant);
  210. const u8 iwl_bcast_addr[ETH_ALEN] = { 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF };
  211. EXPORT_SYMBOL(iwl_bcast_addr);
  212. /* This function both allocates and initializes hw and priv. */
  213. struct ieee80211_hw *iwl_alloc_all(struct iwl_cfg *cfg,
  214. struct ieee80211_ops *hw_ops)
  215. {
  216. struct iwl_priv *priv;
  217. /* mac80211 allocates memory for this device instance, including
  218. * space for this driver's private structure */
  219. struct ieee80211_hw *hw =
  220. ieee80211_alloc_hw(sizeof(struct iwl_priv), hw_ops);
  221. if (hw == NULL) {
  222. printk(KERN_ERR "%s: Can not allocate network device\n",
  223. cfg->name);
  224. goto out;
  225. }
  226. priv = hw->priv;
  227. priv->hw = hw;
  228. out:
  229. return hw;
  230. }
  231. EXPORT_SYMBOL(iwl_alloc_all);
  232. void iwl_hw_detect(struct iwl_priv *priv)
  233. {
  234. priv->hw_rev = _iwl_read32(priv, CSR_HW_REV);
  235. priv->hw_wa_rev = _iwl_read32(priv, CSR_HW_REV_WA_REG);
  236. pci_read_config_byte(priv->pci_dev, PCI_REVISION_ID, &priv->rev_id);
  237. }
  238. EXPORT_SYMBOL(iwl_hw_detect);
  239. int iwl_hw_nic_init(struct iwl_priv *priv)
  240. {
  241. unsigned long flags;
  242. struct iwl_rx_queue *rxq = &priv->rxq;
  243. int ret;
  244. /* nic_init */
  245. spin_lock_irqsave(&priv->lock, flags);
  246. priv->cfg->ops->lib->apm_ops.init(priv);
  247. /* Set interrupt coalescing calibration timer to default (512 usecs) */
  248. iwl_write8(priv, CSR_INT_COALESCING, IWL_HOST_INT_CALIB_TIMEOUT_DEF);
  249. spin_unlock_irqrestore(&priv->lock, flags);
  250. ret = priv->cfg->ops->lib->apm_ops.set_pwr_src(priv, IWL_PWR_SRC_VMAIN);
  251. priv->cfg->ops->lib->apm_ops.config(priv);
  252. /* Allocate the RX queue, or reset if it is already allocated */
  253. if (!rxq->bd) {
  254. ret = iwl_rx_queue_alloc(priv);
  255. if (ret) {
  256. IWL_ERR(priv, "Unable to initialize Rx queue\n");
  257. return -ENOMEM;
  258. }
  259. } else
  260. iwl_rx_queue_reset(priv, rxq);
  261. iwl_rx_replenish(priv);
  262. iwl_rx_init(priv, rxq);
  263. spin_lock_irqsave(&priv->lock, flags);
  264. rxq->need_update = 1;
  265. iwl_rx_queue_update_write_ptr(priv, rxq);
  266. spin_unlock_irqrestore(&priv->lock, flags);
  267. /* Allocate and init all Tx and Command queues */
  268. ret = iwl_txq_ctx_reset(priv);
  269. if (ret)
  270. return ret;
  271. set_bit(STATUS_INIT, &priv->status);
  272. return 0;
  273. }
  274. EXPORT_SYMBOL(iwl_hw_nic_init);
  275. /*
  276. * QoS support
  277. */
  278. void iwl_activate_qos(struct iwl_priv *priv, u8 force)
  279. {
  280. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  281. return;
  282. priv->qos_data.def_qos_parm.qos_flags = 0;
  283. if (priv->qos_data.qos_cap.q_AP.queue_request &&
  284. !priv->qos_data.qos_cap.q_AP.txop_request)
  285. priv->qos_data.def_qos_parm.qos_flags |=
  286. QOS_PARAM_FLG_TXOP_TYPE_MSK;
  287. if (priv->qos_data.qos_active)
  288. priv->qos_data.def_qos_parm.qos_flags |=
  289. QOS_PARAM_FLG_UPDATE_EDCA_MSK;
  290. if (priv->current_ht_config.is_ht)
  291. priv->qos_data.def_qos_parm.qos_flags |= QOS_PARAM_FLG_TGN_MSK;
  292. if (force || iwl_is_associated(priv)) {
  293. IWL_DEBUG_QOS(priv, "send QoS cmd with Qos active=%d FLAGS=0x%X\n",
  294. priv->qos_data.qos_active,
  295. priv->qos_data.def_qos_parm.qos_flags);
  296. iwl_send_cmd_pdu_async(priv, REPLY_QOS_PARAM,
  297. sizeof(struct iwl_qosparam_cmd),
  298. &priv->qos_data.def_qos_parm, NULL);
  299. }
  300. }
  301. EXPORT_SYMBOL(iwl_activate_qos);
  302. /*
  303. * AC CWmin CW max AIFSN TXOP Limit TXOP Limit
  304. * (802.11b) (802.11a/g)
  305. * AC_BK 15 1023 7 0 0
  306. * AC_BE 15 1023 3 0 0
  307. * AC_VI 7 15 2 6.016ms 3.008ms
  308. * AC_VO 3 7 2 3.264ms 1.504ms
  309. */
  310. void iwl_reset_qos(struct iwl_priv *priv)
  311. {
  312. u16 cw_min = 15;
  313. u16 cw_max = 1023;
  314. u8 aifs = 2;
  315. bool is_legacy = false;
  316. unsigned long flags;
  317. int i;
  318. spin_lock_irqsave(&priv->lock, flags);
  319. /* QoS always active in AP and ADHOC mode
  320. * In STA mode wait for association
  321. */
  322. if (priv->iw_mode == NL80211_IFTYPE_ADHOC ||
  323. priv->iw_mode == NL80211_IFTYPE_AP)
  324. priv->qos_data.qos_active = 1;
  325. else
  326. priv->qos_data.qos_active = 0;
  327. /* check for legacy mode */
  328. if ((priv->iw_mode == NL80211_IFTYPE_ADHOC &&
  329. (priv->active_rate & IWL_OFDM_RATES_MASK) == 0) ||
  330. (priv->iw_mode == NL80211_IFTYPE_STATION &&
  331. (priv->staging_rxon.flags & RXON_FLG_SHORT_SLOT_MSK) == 0)) {
  332. cw_min = 31;
  333. is_legacy = 1;
  334. }
  335. if (priv->qos_data.qos_active)
  336. aifs = 3;
  337. /* AC_BE */
  338. priv->qos_data.def_qos_parm.ac[0].cw_min = cpu_to_le16(cw_min);
  339. priv->qos_data.def_qos_parm.ac[0].cw_max = cpu_to_le16(cw_max);
  340. priv->qos_data.def_qos_parm.ac[0].aifsn = aifs;
  341. priv->qos_data.def_qos_parm.ac[0].edca_txop = 0;
  342. priv->qos_data.def_qos_parm.ac[0].reserved1 = 0;
  343. if (priv->qos_data.qos_active) {
  344. /* AC_BK */
  345. i = 1;
  346. priv->qos_data.def_qos_parm.ac[i].cw_min = cpu_to_le16(cw_min);
  347. priv->qos_data.def_qos_parm.ac[i].cw_max = cpu_to_le16(cw_max);
  348. priv->qos_data.def_qos_parm.ac[i].aifsn = 7;
  349. priv->qos_data.def_qos_parm.ac[i].edca_txop = 0;
  350. priv->qos_data.def_qos_parm.ac[i].reserved1 = 0;
  351. /* AC_VI */
  352. i = 2;
  353. priv->qos_data.def_qos_parm.ac[i].cw_min =
  354. cpu_to_le16((cw_min + 1) / 2 - 1);
  355. priv->qos_data.def_qos_parm.ac[i].cw_max =
  356. cpu_to_le16(cw_min);
  357. priv->qos_data.def_qos_parm.ac[i].aifsn = 2;
  358. if (is_legacy)
  359. priv->qos_data.def_qos_parm.ac[i].edca_txop =
  360. cpu_to_le16(6016);
  361. else
  362. priv->qos_data.def_qos_parm.ac[i].edca_txop =
  363. cpu_to_le16(3008);
  364. priv->qos_data.def_qos_parm.ac[i].reserved1 = 0;
  365. /* AC_VO */
  366. i = 3;
  367. priv->qos_data.def_qos_parm.ac[i].cw_min =
  368. cpu_to_le16((cw_min + 1) / 4 - 1);
  369. priv->qos_data.def_qos_parm.ac[i].cw_max =
  370. cpu_to_le16((cw_min + 1) / 2 - 1);
  371. priv->qos_data.def_qos_parm.ac[i].aifsn = 2;
  372. priv->qos_data.def_qos_parm.ac[i].reserved1 = 0;
  373. if (is_legacy)
  374. priv->qos_data.def_qos_parm.ac[i].edca_txop =
  375. cpu_to_le16(3264);
  376. else
  377. priv->qos_data.def_qos_parm.ac[i].edca_txop =
  378. cpu_to_le16(1504);
  379. } else {
  380. for (i = 1; i < 4; i++) {
  381. priv->qos_data.def_qos_parm.ac[i].cw_min =
  382. cpu_to_le16(cw_min);
  383. priv->qos_data.def_qos_parm.ac[i].cw_max =
  384. cpu_to_le16(cw_max);
  385. priv->qos_data.def_qos_parm.ac[i].aifsn = aifs;
  386. priv->qos_data.def_qos_parm.ac[i].edca_txop = 0;
  387. priv->qos_data.def_qos_parm.ac[i].reserved1 = 0;
  388. }
  389. }
  390. IWL_DEBUG_QOS(priv, "set QoS to default \n");
  391. spin_unlock_irqrestore(&priv->lock, flags);
  392. }
  393. EXPORT_SYMBOL(iwl_reset_qos);
  394. #define MAX_BIT_RATE_40_MHZ 150 /* Mbps */
  395. #define MAX_BIT_RATE_20_MHZ 72 /* Mbps */
  396. static void iwlcore_init_ht_hw_capab(const struct iwl_priv *priv,
  397. struct ieee80211_sta_ht_cap *ht_info,
  398. enum ieee80211_band band)
  399. {
  400. u16 max_bit_rate = 0;
  401. u8 rx_chains_num = priv->hw_params.rx_chains_num;
  402. u8 tx_chains_num = priv->hw_params.tx_chains_num;
  403. ht_info->cap = 0;
  404. memset(&ht_info->mcs, 0, sizeof(ht_info->mcs));
  405. ht_info->ht_supported = true;
  406. if (priv->cfg->ht_greenfield_support)
  407. ht_info->cap |= IEEE80211_HT_CAP_GRN_FLD;
  408. ht_info->cap |= IEEE80211_HT_CAP_SGI_20;
  409. max_bit_rate = MAX_BIT_RATE_20_MHZ;
  410. if (priv->hw_params.ht40_channel & BIT(band)) {
  411. ht_info->cap |= IEEE80211_HT_CAP_SUP_WIDTH_20_40;
  412. ht_info->cap |= IEEE80211_HT_CAP_SGI_40;
  413. ht_info->mcs.rx_mask[4] = 0x01;
  414. max_bit_rate = MAX_BIT_RATE_40_MHZ;
  415. }
  416. if (priv->cfg->mod_params->amsdu_size_8K)
  417. ht_info->cap |= IEEE80211_HT_CAP_MAX_AMSDU;
  418. ht_info->ampdu_factor = CFG_HT_RX_AMPDU_FACTOR_DEF;
  419. ht_info->ampdu_density = CFG_HT_MPDU_DENSITY_DEF;
  420. ht_info->mcs.rx_mask[0] = 0xFF;
  421. if (rx_chains_num >= 2)
  422. ht_info->mcs.rx_mask[1] = 0xFF;
  423. if (rx_chains_num >= 3)
  424. ht_info->mcs.rx_mask[2] = 0xFF;
  425. /* Highest supported Rx data rate */
  426. max_bit_rate *= rx_chains_num;
  427. WARN_ON(max_bit_rate & ~IEEE80211_HT_MCS_RX_HIGHEST_MASK);
  428. ht_info->mcs.rx_highest = cpu_to_le16(max_bit_rate);
  429. /* Tx MCS capabilities */
  430. ht_info->mcs.tx_params = IEEE80211_HT_MCS_TX_DEFINED;
  431. if (tx_chains_num != rx_chains_num) {
  432. ht_info->mcs.tx_params |= IEEE80211_HT_MCS_TX_RX_DIFF;
  433. ht_info->mcs.tx_params |= ((tx_chains_num - 1) <<
  434. IEEE80211_HT_MCS_TX_MAX_STREAMS_SHIFT);
  435. }
  436. }
  437. /**
  438. * iwlcore_init_geos - Initialize mac80211's geo/channel info based from eeprom
  439. */
  440. int iwlcore_init_geos(struct iwl_priv *priv)
  441. {
  442. struct iwl_channel_info *ch;
  443. struct ieee80211_supported_band *sband;
  444. struct ieee80211_channel *channels;
  445. struct ieee80211_channel *geo_ch;
  446. struct ieee80211_rate *rates;
  447. int i = 0;
  448. if (priv->bands[IEEE80211_BAND_2GHZ].n_bitrates ||
  449. priv->bands[IEEE80211_BAND_5GHZ].n_bitrates) {
  450. IWL_DEBUG_INFO(priv, "Geography modes already initialized.\n");
  451. set_bit(STATUS_GEO_CONFIGURED, &priv->status);
  452. return 0;
  453. }
  454. channels = kzalloc(sizeof(struct ieee80211_channel) *
  455. priv->channel_count, GFP_KERNEL);
  456. if (!channels)
  457. return -ENOMEM;
  458. rates = kzalloc((sizeof(struct ieee80211_rate) * IWL_RATE_COUNT_LEGACY),
  459. GFP_KERNEL);
  460. if (!rates) {
  461. kfree(channels);
  462. return -ENOMEM;
  463. }
  464. /* 5.2GHz channels start after the 2.4GHz channels */
  465. sband = &priv->bands[IEEE80211_BAND_5GHZ];
  466. sband->channels = &channels[ARRAY_SIZE(iwl_eeprom_band_1)];
  467. /* just OFDM */
  468. sband->bitrates = &rates[IWL_FIRST_OFDM_RATE];
  469. sband->n_bitrates = IWL_RATE_COUNT_LEGACY - IWL_FIRST_OFDM_RATE;
  470. if (priv->cfg->sku & IWL_SKU_N)
  471. iwlcore_init_ht_hw_capab(priv, &sband->ht_cap,
  472. IEEE80211_BAND_5GHZ);
  473. sband = &priv->bands[IEEE80211_BAND_2GHZ];
  474. sband->channels = channels;
  475. /* OFDM & CCK */
  476. sband->bitrates = rates;
  477. sband->n_bitrates = IWL_RATE_COUNT_LEGACY;
  478. if (priv->cfg->sku & IWL_SKU_N)
  479. iwlcore_init_ht_hw_capab(priv, &sband->ht_cap,
  480. IEEE80211_BAND_2GHZ);
  481. priv->ieee_channels = channels;
  482. priv->ieee_rates = rates;
  483. for (i = 0; i < priv->channel_count; i++) {
  484. ch = &priv->channel_info[i];
  485. /* FIXME: might be removed if scan is OK */
  486. if (!is_channel_valid(ch))
  487. continue;
  488. if (is_channel_a_band(ch))
  489. sband = &priv->bands[IEEE80211_BAND_5GHZ];
  490. else
  491. sband = &priv->bands[IEEE80211_BAND_2GHZ];
  492. geo_ch = &sband->channels[sband->n_channels++];
  493. geo_ch->center_freq =
  494. ieee80211_channel_to_frequency(ch->channel);
  495. geo_ch->max_power = ch->max_power_avg;
  496. geo_ch->max_antenna_gain = 0xff;
  497. geo_ch->hw_value = ch->channel;
  498. if (is_channel_valid(ch)) {
  499. if (!(ch->flags & EEPROM_CHANNEL_IBSS))
  500. geo_ch->flags |= IEEE80211_CHAN_NO_IBSS;
  501. if (!(ch->flags & EEPROM_CHANNEL_ACTIVE))
  502. geo_ch->flags |= IEEE80211_CHAN_PASSIVE_SCAN;
  503. if (ch->flags & EEPROM_CHANNEL_RADAR)
  504. geo_ch->flags |= IEEE80211_CHAN_RADAR;
  505. geo_ch->flags |= ch->ht40_extension_channel;
  506. if (ch->max_power_avg > priv->tx_power_device_lmt)
  507. priv->tx_power_device_lmt = ch->max_power_avg;
  508. } else {
  509. geo_ch->flags |= IEEE80211_CHAN_DISABLED;
  510. }
  511. IWL_DEBUG_INFO(priv, "Channel %d Freq=%d[%sGHz] %s flag=0x%X\n",
  512. ch->channel, geo_ch->center_freq,
  513. is_channel_a_band(ch) ? "5.2" : "2.4",
  514. geo_ch->flags & IEEE80211_CHAN_DISABLED ?
  515. "restricted" : "valid",
  516. geo_ch->flags);
  517. }
  518. if ((priv->bands[IEEE80211_BAND_5GHZ].n_channels == 0) &&
  519. priv->cfg->sku & IWL_SKU_A) {
  520. IWL_INFO(priv, "Incorrectly detected BG card as ABG. "
  521. "Please send your PCI ID 0x%04X:0x%04X to maintainer.\n",
  522. priv->pci_dev->device,
  523. priv->pci_dev->subsystem_device);
  524. priv->cfg->sku &= ~IWL_SKU_A;
  525. }
  526. IWL_INFO(priv, "Tunable channels: %d 802.11bg, %d 802.11a channels\n",
  527. priv->bands[IEEE80211_BAND_2GHZ].n_channels,
  528. priv->bands[IEEE80211_BAND_5GHZ].n_channels);
  529. set_bit(STATUS_GEO_CONFIGURED, &priv->status);
  530. return 0;
  531. }
  532. EXPORT_SYMBOL(iwlcore_init_geos);
  533. /*
  534. * iwlcore_free_geos - undo allocations in iwlcore_init_geos
  535. */
  536. void iwlcore_free_geos(struct iwl_priv *priv)
  537. {
  538. kfree(priv->ieee_channels);
  539. kfree(priv->ieee_rates);
  540. clear_bit(STATUS_GEO_CONFIGURED, &priv->status);
  541. }
  542. EXPORT_SYMBOL(iwlcore_free_geos);
  543. /*
  544. * iwlcore_rts_tx_cmd_flag: Set rts/cts. 3945 and 4965 only share this
  545. * function.
  546. */
  547. void iwlcore_rts_tx_cmd_flag(struct ieee80211_tx_info *info,
  548. __le32 *tx_flags)
  549. {
  550. if (info->control.rates[0].flags & IEEE80211_TX_RC_USE_RTS_CTS) {
  551. *tx_flags |= TX_CMD_FLG_RTS_MSK;
  552. *tx_flags &= ~TX_CMD_FLG_CTS_MSK;
  553. } else if (info->control.rates[0].flags & IEEE80211_TX_RC_USE_CTS_PROTECT) {
  554. *tx_flags &= ~TX_CMD_FLG_RTS_MSK;
  555. *tx_flags |= TX_CMD_FLG_CTS_MSK;
  556. }
  557. }
  558. EXPORT_SYMBOL(iwlcore_rts_tx_cmd_flag);
  559. static bool is_single_rx_stream(struct iwl_priv *priv)
  560. {
  561. return priv->current_ht_config.smps == IEEE80211_SMPS_STATIC ||
  562. priv->current_ht_config.single_chain_sufficient;
  563. }
  564. static u8 iwl_is_channel_extension(struct iwl_priv *priv,
  565. enum ieee80211_band band,
  566. u16 channel, u8 extension_chan_offset)
  567. {
  568. const struct iwl_channel_info *ch_info;
  569. ch_info = iwl_get_channel_info(priv, band, channel);
  570. if (!is_channel_valid(ch_info))
  571. return 0;
  572. if (extension_chan_offset == IEEE80211_HT_PARAM_CHA_SEC_ABOVE)
  573. return !(ch_info->ht40_extension_channel &
  574. IEEE80211_CHAN_NO_HT40PLUS);
  575. else if (extension_chan_offset == IEEE80211_HT_PARAM_CHA_SEC_BELOW)
  576. return !(ch_info->ht40_extension_channel &
  577. IEEE80211_CHAN_NO_HT40MINUS);
  578. return 0;
  579. }
  580. u8 iwl_is_ht40_tx_allowed(struct iwl_priv *priv,
  581. struct ieee80211_sta_ht_cap *sta_ht_inf)
  582. {
  583. struct iwl_ht_config *ht_conf = &priv->current_ht_config;
  584. if (!ht_conf->is_ht || !ht_conf->is_40mhz)
  585. return 0;
  586. /* We do not check for IEEE80211_HT_CAP_SUP_WIDTH_20_40
  587. * the bit will not set if it is pure 40MHz case
  588. */
  589. if (sta_ht_inf) {
  590. if (!sta_ht_inf->ht_supported)
  591. return 0;
  592. }
  593. #ifdef CONFIG_IWLWIFI_DEBUG
  594. if (priv->disable_ht40)
  595. return 0;
  596. #endif
  597. return iwl_is_channel_extension(priv, priv->band,
  598. le16_to_cpu(priv->staging_rxon.channel),
  599. ht_conf->extension_chan_offset);
  600. }
  601. EXPORT_SYMBOL(iwl_is_ht40_tx_allowed);
  602. static u16 iwl_adjust_beacon_interval(u16 beacon_val, u16 max_beacon_val)
  603. {
  604. u16 new_val = 0;
  605. u16 beacon_factor = 0;
  606. beacon_factor = (beacon_val + max_beacon_val) / max_beacon_val;
  607. new_val = beacon_val / beacon_factor;
  608. if (!new_val)
  609. new_val = max_beacon_val;
  610. return new_val;
  611. }
  612. void iwl_setup_rxon_timing(struct iwl_priv *priv)
  613. {
  614. u64 tsf;
  615. s32 interval_tm, rem;
  616. unsigned long flags;
  617. struct ieee80211_conf *conf = NULL;
  618. u16 beacon_int;
  619. conf = ieee80211_get_hw_conf(priv->hw);
  620. spin_lock_irqsave(&priv->lock, flags);
  621. priv->rxon_timing.timestamp = cpu_to_le64(priv->timestamp);
  622. priv->rxon_timing.listen_interval = cpu_to_le16(conf->listen_interval);
  623. if (priv->iw_mode == NL80211_IFTYPE_STATION) {
  624. beacon_int = priv->beacon_int;
  625. priv->rxon_timing.atim_window = 0;
  626. } else {
  627. beacon_int = priv->vif->bss_conf.beacon_int;
  628. /* TODO: we need to get atim_window from upper stack
  629. * for now we set to 0 */
  630. priv->rxon_timing.atim_window = 0;
  631. }
  632. beacon_int = iwl_adjust_beacon_interval(beacon_int,
  633. priv->hw_params.max_beacon_itrvl * 1024);
  634. priv->rxon_timing.beacon_interval = cpu_to_le16(beacon_int);
  635. tsf = priv->timestamp; /* tsf is modifed by do_div: copy it */
  636. interval_tm = beacon_int * 1024;
  637. rem = do_div(tsf, interval_tm);
  638. priv->rxon_timing.beacon_init_val = cpu_to_le32(interval_tm - rem);
  639. spin_unlock_irqrestore(&priv->lock, flags);
  640. IWL_DEBUG_ASSOC(priv,
  641. "beacon interval %d beacon timer %d beacon tim %d\n",
  642. le16_to_cpu(priv->rxon_timing.beacon_interval),
  643. le32_to_cpu(priv->rxon_timing.beacon_init_val),
  644. le16_to_cpu(priv->rxon_timing.atim_window));
  645. }
  646. EXPORT_SYMBOL(iwl_setup_rxon_timing);
  647. void iwl_set_rxon_hwcrypto(struct iwl_priv *priv, int hw_decrypt)
  648. {
  649. struct iwl_rxon_cmd *rxon = &priv->staging_rxon;
  650. if (hw_decrypt)
  651. rxon->filter_flags &= ~RXON_FILTER_DIS_DECRYPT_MSK;
  652. else
  653. rxon->filter_flags |= RXON_FILTER_DIS_DECRYPT_MSK;
  654. }
  655. EXPORT_SYMBOL(iwl_set_rxon_hwcrypto);
  656. /**
  657. * iwl_check_rxon_cmd - validate RXON structure is valid
  658. *
  659. * NOTE: This is really only useful during development and can eventually
  660. * be #ifdef'd out once the driver is stable and folks aren't actively
  661. * making changes
  662. */
  663. int iwl_check_rxon_cmd(struct iwl_priv *priv)
  664. {
  665. int error = 0;
  666. int counter = 1;
  667. struct iwl_rxon_cmd *rxon = &priv->staging_rxon;
  668. if (rxon->flags & RXON_FLG_BAND_24G_MSK) {
  669. error |= le32_to_cpu(rxon->flags &
  670. (RXON_FLG_TGJ_NARROW_BAND_MSK |
  671. RXON_FLG_RADAR_DETECT_MSK));
  672. if (error)
  673. IWL_WARN(priv, "check 24G fields %d | %d\n",
  674. counter++, error);
  675. } else {
  676. error |= (rxon->flags & RXON_FLG_SHORT_SLOT_MSK) ?
  677. 0 : le32_to_cpu(RXON_FLG_SHORT_SLOT_MSK);
  678. if (error)
  679. IWL_WARN(priv, "check 52 fields %d | %d\n",
  680. counter++, error);
  681. error |= le32_to_cpu(rxon->flags & RXON_FLG_CCK_MSK);
  682. if (error)
  683. IWL_WARN(priv, "check 52 CCK %d | %d\n",
  684. counter++, error);
  685. }
  686. error |= (rxon->node_addr[0] | rxon->bssid_addr[0]) & 0x1;
  687. if (error)
  688. IWL_WARN(priv, "check mac addr %d | %d\n", counter++, error);
  689. /* make sure basic rates 6Mbps and 1Mbps are supported */
  690. error |= (((rxon->ofdm_basic_rates & IWL_RATE_6M_MASK) == 0) &&
  691. ((rxon->cck_basic_rates & IWL_RATE_1M_MASK) == 0));
  692. if (error)
  693. IWL_WARN(priv, "check basic rate %d | %d\n", counter++, error);
  694. error |= (le16_to_cpu(rxon->assoc_id) > 2007);
  695. if (error)
  696. IWL_WARN(priv, "check assoc id %d | %d\n", counter++, error);
  697. error |= ((rxon->flags & (RXON_FLG_CCK_MSK | RXON_FLG_SHORT_SLOT_MSK))
  698. == (RXON_FLG_CCK_MSK | RXON_FLG_SHORT_SLOT_MSK));
  699. if (error)
  700. IWL_WARN(priv, "check CCK and short slot %d | %d\n",
  701. counter++, error);
  702. error |= ((rxon->flags & (RXON_FLG_CCK_MSK | RXON_FLG_AUTO_DETECT_MSK))
  703. == (RXON_FLG_CCK_MSK | RXON_FLG_AUTO_DETECT_MSK));
  704. if (error)
  705. IWL_WARN(priv, "check CCK & auto detect %d | %d\n",
  706. counter++, error);
  707. error |= ((rxon->flags & (RXON_FLG_AUTO_DETECT_MSK |
  708. RXON_FLG_TGG_PROTECT_MSK)) == RXON_FLG_TGG_PROTECT_MSK);
  709. if (error)
  710. IWL_WARN(priv, "check TGG and auto detect %d | %d\n",
  711. counter++, error);
  712. if (error)
  713. IWL_WARN(priv, "Tuning to channel %d\n",
  714. le16_to_cpu(rxon->channel));
  715. if (error) {
  716. IWL_ERR(priv, "Not a valid iwl_rxon_assoc_cmd field values\n");
  717. return -1;
  718. }
  719. return 0;
  720. }
  721. EXPORT_SYMBOL(iwl_check_rxon_cmd);
  722. /**
  723. * iwl_full_rxon_required - check if full RXON (vs RXON_ASSOC) cmd is needed
  724. * @priv: staging_rxon is compared to active_rxon
  725. *
  726. * If the RXON structure is changing enough to require a new tune,
  727. * or is clearing the RXON_FILTER_ASSOC_MSK, then return 1 to indicate that
  728. * a new tune (full RXON command, rather than RXON_ASSOC cmd) is required.
  729. */
  730. int iwl_full_rxon_required(struct iwl_priv *priv)
  731. {
  732. /* These items are only settable from the full RXON command */
  733. if (!(iwl_is_associated(priv)) ||
  734. compare_ether_addr(priv->staging_rxon.bssid_addr,
  735. priv->active_rxon.bssid_addr) ||
  736. compare_ether_addr(priv->staging_rxon.node_addr,
  737. priv->active_rxon.node_addr) ||
  738. compare_ether_addr(priv->staging_rxon.wlap_bssid_addr,
  739. priv->active_rxon.wlap_bssid_addr) ||
  740. (priv->staging_rxon.dev_type != priv->active_rxon.dev_type) ||
  741. (priv->staging_rxon.channel != priv->active_rxon.channel) ||
  742. (priv->staging_rxon.air_propagation !=
  743. priv->active_rxon.air_propagation) ||
  744. (priv->staging_rxon.ofdm_ht_single_stream_basic_rates !=
  745. priv->active_rxon.ofdm_ht_single_stream_basic_rates) ||
  746. (priv->staging_rxon.ofdm_ht_dual_stream_basic_rates !=
  747. priv->active_rxon.ofdm_ht_dual_stream_basic_rates) ||
  748. (priv->staging_rxon.ofdm_ht_triple_stream_basic_rates !=
  749. priv->active_rxon.ofdm_ht_triple_stream_basic_rates) ||
  750. (priv->staging_rxon.assoc_id != priv->active_rxon.assoc_id))
  751. return 1;
  752. /* flags, filter_flags, ofdm_basic_rates, and cck_basic_rates can
  753. * be updated with the RXON_ASSOC command -- however only some
  754. * flag transitions are allowed using RXON_ASSOC */
  755. /* Check if we are not switching bands */
  756. if ((priv->staging_rxon.flags & RXON_FLG_BAND_24G_MSK) !=
  757. (priv->active_rxon.flags & RXON_FLG_BAND_24G_MSK))
  758. return 1;
  759. /* Check if we are switching association toggle */
  760. if ((priv->staging_rxon.filter_flags & RXON_FILTER_ASSOC_MSK) !=
  761. (priv->active_rxon.filter_flags & RXON_FILTER_ASSOC_MSK))
  762. return 1;
  763. return 0;
  764. }
  765. EXPORT_SYMBOL(iwl_full_rxon_required);
  766. u8 iwl_rate_get_lowest_plcp(struct iwl_priv *priv)
  767. {
  768. int i;
  769. int rate_mask;
  770. /* Set rate mask*/
  771. if (priv->staging_rxon.flags & RXON_FLG_BAND_24G_MSK)
  772. rate_mask = priv->active_rate_basic & IWL_CCK_RATES_MASK;
  773. else
  774. rate_mask = priv->active_rate_basic & IWL_OFDM_RATES_MASK;
  775. /* Find lowest valid rate */
  776. for (i = IWL_RATE_1M_INDEX; i != IWL_RATE_INVALID;
  777. i = iwl_rates[i].next_ieee) {
  778. if (rate_mask & (1 << i))
  779. return iwl_rates[i].plcp;
  780. }
  781. /* No valid rate was found. Assign the lowest one */
  782. if (priv->staging_rxon.flags & RXON_FLG_BAND_24G_MSK)
  783. return IWL_RATE_1M_PLCP;
  784. else
  785. return IWL_RATE_6M_PLCP;
  786. }
  787. EXPORT_SYMBOL(iwl_rate_get_lowest_plcp);
  788. void iwl_set_rxon_ht(struct iwl_priv *priv, struct iwl_ht_config *ht_conf)
  789. {
  790. struct iwl_rxon_cmd *rxon = &priv->staging_rxon;
  791. if (!ht_conf->is_ht) {
  792. rxon->flags &= ~(RXON_FLG_CHANNEL_MODE_MSK |
  793. RXON_FLG_CTRL_CHANNEL_LOC_HI_MSK |
  794. RXON_FLG_HT40_PROT_MSK |
  795. RXON_FLG_HT_PROT_MSK);
  796. return;
  797. }
  798. /* FIXME: if the definition of ht_protection changed, the "translation"
  799. * will be needed for rxon->flags
  800. */
  801. rxon->flags |= cpu_to_le32(ht_conf->ht_protection << RXON_FLG_HT_OPERATING_MODE_POS);
  802. /* Set up channel bandwidth:
  803. * 20 MHz only, 20/40 mixed or pure 40 if ht40 ok */
  804. /* clear the HT channel mode before set the mode */
  805. rxon->flags &= ~(RXON_FLG_CHANNEL_MODE_MSK |
  806. RXON_FLG_CTRL_CHANNEL_LOC_HI_MSK);
  807. if (iwl_is_ht40_tx_allowed(priv, NULL)) {
  808. /* pure ht40 */
  809. if (ht_conf->ht_protection == IEEE80211_HT_OP_MODE_PROTECTION_20MHZ) {
  810. rxon->flags |= RXON_FLG_CHANNEL_MODE_PURE_40;
  811. /* Note: control channel is opposite of extension channel */
  812. switch (ht_conf->extension_chan_offset) {
  813. case IEEE80211_HT_PARAM_CHA_SEC_ABOVE:
  814. rxon->flags &= ~RXON_FLG_CTRL_CHANNEL_LOC_HI_MSK;
  815. break;
  816. case IEEE80211_HT_PARAM_CHA_SEC_BELOW:
  817. rxon->flags |= RXON_FLG_CTRL_CHANNEL_LOC_HI_MSK;
  818. break;
  819. }
  820. } else {
  821. /* Note: control channel is opposite of extension channel */
  822. switch (ht_conf->extension_chan_offset) {
  823. case IEEE80211_HT_PARAM_CHA_SEC_ABOVE:
  824. rxon->flags &= ~(RXON_FLG_CTRL_CHANNEL_LOC_HI_MSK);
  825. rxon->flags |= RXON_FLG_CHANNEL_MODE_MIXED;
  826. break;
  827. case IEEE80211_HT_PARAM_CHA_SEC_BELOW:
  828. rxon->flags |= RXON_FLG_CTRL_CHANNEL_LOC_HI_MSK;
  829. rxon->flags |= RXON_FLG_CHANNEL_MODE_MIXED;
  830. break;
  831. case IEEE80211_HT_PARAM_CHA_SEC_NONE:
  832. default:
  833. /* channel location only valid if in Mixed mode */
  834. IWL_ERR(priv, "invalid extension channel offset\n");
  835. break;
  836. }
  837. }
  838. } else {
  839. rxon->flags |= RXON_FLG_CHANNEL_MODE_LEGACY;
  840. }
  841. if (priv->cfg->ops->hcmd->set_rxon_chain)
  842. priv->cfg->ops->hcmd->set_rxon_chain(priv);
  843. IWL_DEBUG_ASSOC(priv, "rxon flags 0x%X operation mode :0x%X "
  844. "extension channel offset 0x%x\n",
  845. le32_to_cpu(rxon->flags), ht_conf->ht_protection,
  846. ht_conf->extension_chan_offset);
  847. return;
  848. }
  849. EXPORT_SYMBOL(iwl_set_rxon_ht);
  850. #define IWL_NUM_RX_CHAINS_MULTIPLE 3
  851. #define IWL_NUM_RX_CHAINS_SINGLE 2
  852. #define IWL_NUM_IDLE_CHAINS_DUAL 2
  853. #define IWL_NUM_IDLE_CHAINS_SINGLE 1
  854. /*
  855. * Determine how many receiver/antenna chains to use.
  856. *
  857. * More provides better reception via diversity. Fewer saves power
  858. * at the expense of throughput, but only when not in powersave to
  859. * start with.
  860. *
  861. * MIMO (dual stream) requires at least 2, but works better with 3.
  862. * This does not determine *which* chains to use, just how many.
  863. */
  864. static int iwl_get_active_rx_chain_count(struct iwl_priv *priv)
  865. {
  866. /* # of Rx chains to use when expecting MIMO. */
  867. if (is_single_rx_stream(priv))
  868. return IWL_NUM_RX_CHAINS_SINGLE;
  869. else
  870. return IWL_NUM_RX_CHAINS_MULTIPLE;
  871. }
  872. /*
  873. * When we are in power saving mode, unless device support spatial
  874. * multiplexing power save, use the active count for rx chain count.
  875. */
  876. static int iwl_get_idle_rx_chain_count(struct iwl_priv *priv, int active_cnt)
  877. {
  878. /* # Rx chains when idling, depending on SMPS mode */
  879. switch (priv->current_ht_config.smps) {
  880. case IEEE80211_SMPS_STATIC:
  881. case IEEE80211_SMPS_DYNAMIC:
  882. return IWL_NUM_IDLE_CHAINS_SINGLE;
  883. case IEEE80211_SMPS_OFF:
  884. return active_cnt;
  885. default:
  886. WARN(1, "invalid SMPS mode %d",
  887. priv->current_ht_config.smps);
  888. return active_cnt;
  889. }
  890. }
  891. /* up to 4 chains */
  892. static u8 iwl_count_chain_bitmap(u32 chain_bitmap)
  893. {
  894. u8 res;
  895. res = (chain_bitmap & BIT(0)) >> 0;
  896. res += (chain_bitmap & BIT(1)) >> 1;
  897. res += (chain_bitmap & BIT(2)) >> 2;
  898. res += (chain_bitmap & BIT(3)) >> 3;
  899. return res;
  900. }
  901. /**
  902. * iwl_is_monitor_mode - Determine if interface in monitor mode
  903. *
  904. * priv->iw_mode is set in add_interface, but add_interface is
  905. * never called for monitor mode. The only way mac80211 informs us about
  906. * monitor mode is through configuring filters (call to configure_filter).
  907. */
  908. bool iwl_is_monitor_mode(struct iwl_priv *priv)
  909. {
  910. return !!(priv->staging_rxon.filter_flags & RXON_FILTER_PROMISC_MSK);
  911. }
  912. EXPORT_SYMBOL(iwl_is_monitor_mode);
  913. /**
  914. * iwl_set_rxon_chain - Set up Rx chain usage in "staging" RXON image
  915. *
  916. * Selects how many and which Rx receivers/antennas/chains to use.
  917. * This should not be used for scan command ... it puts data in wrong place.
  918. */
  919. void iwl_set_rxon_chain(struct iwl_priv *priv)
  920. {
  921. bool is_single = is_single_rx_stream(priv);
  922. bool is_cam = !test_bit(STATUS_POWER_PMI, &priv->status);
  923. u8 idle_rx_cnt, active_rx_cnt, valid_rx_cnt;
  924. u32 active_chains;
  925. u16 rx_chain;
  926. /* Tell uCode which antennas are actually connected.
  927. * Before first association, we assume all antennas are connected.
  928. * Just after first association, iwl_chain_noise_calibration()
  929. * checks which antennas actually *are* connected. */
  930. if (priv->chain_noise_data.active_chains)
  931. active_chains = priv->chain_noise_data.active_chains;
  932. else
  933. active_chains = priv->hw_params.valid_rx_ant;
  934. rx_chain = active_chains << RXON_RX_CHAIN_VALID_POS;
  935. /* How many receivers should we use? */
  936. active_rx_cnt = iwl_get_active_rx_chain_count(priv);
  937. idle_rx_cnt = iwl_get_idle_rx_chain_count(priv, active_rx_cnt);
  938. /* correct rx chain count according hw settings
  939. * and chain noise calibration
  940. */
  941. valid_rx_cnt = iwl_count_chain_bitmap(active_chains);
  942. if (valid_rx_cnt < active_rx_cnt)
  943. active_rx_cnt = valid_rx_cnt;
  944. if (valid_rx_cnt < idle_rx_cnt)
  945. idle_rx_cnt = valid_rx_cnt;
  946. rx_chain |= active_rx_cnt << RXON_RX_CHAIN_MIMO_CNT_POS;
  947. rx_chain |= idle_rx_cnt << RXON_RX_CHAIN_CNT_POS;
  948. /* copied from 'iwl_bg_request_scan()' */
  949. /* Force use of chains B and C (0x6) for Rx for 4965
  950. * Avoid A (0x1) because of its off-channel reception on A-band.
  951. * MIMO is not used here, but value is required */
  952. if (iwl_is_monitor_mode(priv) &&
  953. !(priv->staging_rxon.flags & RXON_FLG_BAND_24G_MSK) &&
  954. ((priv->hw_rev & CSR_HW_REV_TYPE_MSK) == CSR_HW_REV_TYPE_4965)) {
  955. rx_chain = ANT_ABC << RXON_RX_CHAIN_VALID_POS;
  956. rx_chain |= ANT_BC << RXON_RX_CHAIN_FORCE_SEL_POS;
  957. rx_chain |= ANT_ABC << RXON_RX_CHAIN_FORCE_MIMO_SEL_POS;
  958. rx_chain |= 0x1 << RXON_RX_CHAIN_DRIVER_FORCE_POS;
  959. }
  960. priv->staging_rxon.rx_chain = cpu_to_le16(rx_chain);
  961. if (!is_single && (active_rx_cnt >= IWL_NUM_RX_CHAINS_SINGLE) && is_cam)
  962. priv->staging_rxon.rx_chain |= RXON_RX_CHAIN_MIMO_FORCE_MSK;
  963. else
  964. priv->staging_rxon.rx_chain &= ~RXON_RX_CHAIN_MIMO_FORCE_MSK;
  965. IWL_DEBUG_ASSOC(priv, "rx_chain=0x%X active=%d idle=%d\n",
  966. priv->staging_rxon.rx_chain,
  967. active_rx_cnt, idle_rx_cnt);
  968. WARN_ON(active_rx_cnt == 0 || idle_rx_cnt == 0 ||
  969. active_rx_cnt < idle_rx_cnt);
  970. }
  971. EXPORT_SYMBOL(iwl_set_rxon_chain);
  972. /**
  973. * iwl_set_rxon_channel - Set the phymode and channel values in staging RXON
  974. * @phymode: MODE_IEEE80211A sets to 5.2GHz; all else set to 2.4GHz
  975. * @channel: Any channel valid for the requested phymode
  976. * In addition to setting the staging RXON, priv->phymode is also set.
  977. *
  978. * NOTE: Does not commit to the hardware; it sets appropriate bit fields
  979. * in the staging RXON flag structure based on the phymode
  980. */
  981. int iwl_set_rxon_channel(struct iwl_priv *priv, struct ieee80211_channel *ch)
  982. {
  983. enum ieee80211_band band = ch->band;
  984. u16 channel = ieee80211_frequency_to_channel(ch->center_freq);
  985. if (!iwl_get_channel_info(priv, band, channel)) {
  986. IWL_DEBUG_INFO(priv, "Could not set channel to %d [%d]\n",
  987. channel, band);
  988. return -EINVAL;
  989. }
  990. if ((le16_to_cpu(priv->staging_rxon.channel) == channel) &&
  991. (priv->band == band))
  992. return 0;
  993. priv->staging_rxon.channel = cpu_to_le16(channel);
  994. if (band == IEEE80211_BAND_5GHZ)
  995. priv->staging_rxon.flags &= ~RXON_FLG_BAND_24G_MSK;
  996. else
  997. priv->staging_rxon.flags |= RXON_FLG_BAND_24G_MSK;
  998. priv->band = band;
  999. IWL_DEBUG_INFO(priv, "Staging channel set to %d [%d]\n", channel, band);
  1000. return 0;
  1001. }
  1002. EXPORT_SYMBOL(iwl_set_rxon_channel);
  1003. void iwl_set_flags_for_band(struct iwl_priv *priv,
  1004. enum ieee80211_band band)
  1005. {
  1006. if (band == IEEE80211_BAND_5GHZ) {
  1007. priv->staging_rxon.flags &=
  1008. ~(RXON_FLG_BAND_24G_MSK | RXON_FLG_AUTO_DETECT_MSK
  1009. | RXON_FLG_CCK_MSK);
  1010. priv->staging_rxon.flags |= RXON_FLG_SHORT_SLOT_MSK;
  1011. } else {
  1012. /* Copied from iwl_post_associate() */
  1013. if (priv->assoc_capability & WLAN_CAPABILITY_SHORT_SLOT_TIME)
  1014. priv->staging_rxon.flags |= RXON_FLG_SHORT_SLOT_MSK;
  1015. else
  1016. priv->staging_rxon.flags &= ~RXON_FLG_SHORT_SLOT_MSK;
  1017. if (priv->iw_mode == NL80211_IFTYPE_ADHOC)
  1018. priv->staging_rxon.flags &= ~RXON_FLG_SHORT_SLOT_MSK;
  1019. priv->staging_rxon.flags |= RXON_FLG_BAND_24G_MSK;
  1020. priv->staging_rxon.flags |= RXON_FLG_AUTO_DETECT_MSK;
  1021. priv->staging_rxon.flags &= ~RXON_FLG_CCK_MSK;
  1022. }
  1023. }
  1024. /*
  1025. * initialize rxon structure with default values from eeprom
  1026. */
  1027. void iwl_connection_init_rx_config(struct iwl_priv *priv, int mode)
  1028. {
  1029. const struct iwl_channel_info *ch_info;
  1030. memset(&priv->staging_rxon, 0, sizeof(priv->staging_rxon));
  1031. switch (mode) {
  1032. case NL80211_IFTYPE_AP:
  1033. priv->staging_rxon.dev_type = RXON_DEV_TYPE_AP;
  1034. break;
  1035. case NL80211_IFTYPE_STATION:
  1036. priv->staging_rxon.dev_type = RXON_DEV_TYPE_ESS;
  1037. priv->staging_rxon.filter_flags = RXON_FILTER_ACCEPT_GRP_MSK;
  1038. break;
  1039. case NL80211_IFTYPE_ADHOC:
  1040. priv->staging_rxon.dev_type = RXON_DEV_TYPE_IBSS;
  1041. priv->staging_rxon.flags = RXON_FLG_SHORT_PREAMBLE_MSK;
  1042. priv->staging_rxon.filter_flags = RXON_FILTER_BCON_AWARE_MSK |
  1043. RXON_FILTER_ACCEPT_GRP_MSK;
  1044. break;
  1045. default:
  1046. IWL_ERR(priv, "Unsupported interface type %d\n", mode);
  1047. break;
  1048. }
  1049. #if 0
  1050. /* TODO: Figure out when short_preamble would be set and cache from
  1051. * that */
  1052. if (!hw_to_local(priv->hw)->short_preamble)
  1053. priv->staging_rxon.flags &= ~RXON_FLG_SHORT_PREAMBLE_MSK;
  1054. else
  1055. priv->staging_rxon.flags |= RXON_FLG_SHORT_PREAMBLE_MSK;
  1056. #endif
  1057. ch_info = iwl_get_channel_info(priv, priv->band,
  1058. le16_to_cpu(priv->active_rxon.channel));
  1059. if (!ch_info)
  1060. ch_info = &priv->channel_info[0];
  1061. /*
  1062. * in some case A channels are all non IBSS
  1063. * in this case force B/G channel
  1064. */
  1065. if ((priv->iw_mode == NL80211_IFTYPE_ADHOC) &&
  1066. !(is_channel_ibss(ch_info)))
  1067. ch_info = &priv->channel_info[0];
  1068. priv->staging_rxon.channel = cpu_to_le16(ch_info->channel);
  1069. priv->band = ch_info->band;
  1070. iwl_set_flags_for_band(priv, priv->band);
  1071. priv->staging_rxon.ofdm_basic_rates =
  1072. (IWL_OFDM_RATES_MASK >> IWL_FIRST_OFDM_RATE) & 0xFF;
  1073. priv->staging_rxon.cck_basic_rates =
  1074. (IWL_CCK_RATES_MASK >> IWL_FIRST_CCK_RATE) & 0xF;
  1075. /* clear both MIX and PURE40 mode flag */
  1076. priv->staging_rxon.flags &= ~(RXON_FLG_CHANNEL_MODE_MIXED |
  1077. RXON_FLG_CHANNEL_MODE_PURE_40);
  1078. memcpy(priv->staging_rxon.node_addr, priv->mac_addr, ETH_ALEN);
  1079. memcpy(priv->staging_rxon.wlap_bssid_addr, priv->mac_addr, ETH_ALEN);
  1080. priv->staging_rxon.ofdm_ht_single_stream_basic_rates = 0xff;
  1081. priv->staging_rxon.ofdm_ht_dual_stream_basic_rates = 0xff;
  1082. priv->staging_rxon.ofdm_ht_triple_stream_basic_rates = 0xff;
  1083. }
  1084. EXPORT_SYMBOL(iwl_connection_init_rx_config);
  1085. static void iwl_set_rate(struct iwl_priv *priv)
  1086. {
  1087. const struct ieee80211_supported_band *hw = NULL;
  1088. struct ieee80211_rate *rate;
  1089. int i;
  1090. hw = iwl_get_hw_mode(priv, priv->band);
  1091. if (!hw) {
  1092. IWL_ERR(priv, "Failed to set rate: unable to get hw mode\n");
  1093. return;
  1094. }
  1095. priv->active_rate = 0;
  1096. priv->active_rate_basic = 0;
  1097. for (i = 0; i < hw->n_bitrates; i++) {
  1098. rate = &(hw->bitrates[i]);
  1099. if (rate->hw_value < IWL_RATE_COUNT_LEGACY)
  1100. priv->active_rate |= (1 << rate->hw_value);
  1101. }
  1102. IWL_DEBUG_RATE(priv, "Set active_rate = %0x, active_rate_basic = %0x\n",
  1103. priv->active_rate, priv->active_rate_basic);
  1104. /*
  1105. * If a basic rate is configured, then use it (adding IWL_RATE_1M_MASK)
  1106. * otherwise set it to the default of all CCK rates and 6, 12, 24 for
  1107. * OFDM
  1108. */
  1109. if (priv->active_rate_basic & IWL_CCK_BASIC_RATES_MASK)
  1110. priv->staging_rxon.cck_basic_rates =
  1111. ((priv->active_rate_basic &
  1112. IWL_CCK_RATES_MASK) >> IWL_FIRST_CCK_RATE) & 0xF;
  1113. else
  1114. priv->staging_rxon.cck_basic_rates =
  1115. (IWL_CCK_BASIC_RATES_MASK >> IWL_FIRST_CCK_RATE) & 0xF;
  1116. if (priv->active_rate_basic & IWL_OFDM_BASIC_RATES_MASK)
  1117. priv->staging_rxon.ofdm_basic_rates =
  1118. ((priv->active_rate_basic &
  1119. (IWL_OFDM_BASIC_RATES_MASK | IWL_RATE_6M_MASK)) >>
  1120. IWL_FIRST_OFDM_RATE) & 0xFF;
  1121. else
  1122. priv->staging_rxon.ofdm_basic_rates =
  1123. (IWL_OFDM_BASIC_RATES_MASK >> IWL_FIRST_OFDM_RATE) & 0xFF;
  1124. }
  1125. void iwl_rx_csa(struct iwl_priv *priv, struct iwl_rx_mem_buffer *rxb)
  1126. {
  1127. struct iwl_rx_packet *pkt = rxb_addr(rxb);
  1128. struct iwl_rxon_cmd *rxon = (void *)&priv->active_rxon;
  1129. struct iwl_csa_notification *csa = &(pkt->u.csa_notif);
  1130. if (priv->switch_rxon.switch_in_progress) {
  1131. if (!le32_to_cpu(csa->status) &&
  1132. (csa->channel == priv->switch_rxon.channel)) {
  1133. rxon->channel = csa->channel;
  1134. priv->staging_rxon.channel = csa->channel;
  1135. IWL_DEBUG_11H(priv, "CSA notif: channel %d\n",
  1136. le16_to_cpu(csa->channel));
  1137. } else
  1138. IWL_ERR(priv, "CSA notif (fail) : channel %d\n",
  1139. le16_to_cpu(csa->channel));
  1140. priv->switch_rxon.switch_in_progress = false;
  1141. }
  1142. }
  1143. EXPORT_SYMBOL(iwl_rx_csa);
  1144. #ifdef CONFIG_IWLWIFI_DEBUG
  1145. void iwl_print_rx_config_cmd(struct iwl_priv *priv)
  1146. {
  1147. struct iwl_rxon_cmd *rxon = &priv->staging_rxon;
  1148. IWL_DEBUG_RADIO(priv, "RX CONFIG:\n");
  1149. iwl_print_hex_dump(priv, IWL_DL_RADIO, (u8 *) rxon, sizeof(*rxon));
  1150. IWL_DEBUG_RADIO(priv, "u16 channel: 0x%x\n", le16_to_cpu(rxon->channel));
  1151. IWL_DEBUG_RADIO(priv, "u32 flags: 0x%08X\n", le32_to_cpu(rxon->flags));
  1152. IWL_DEBUG_RADIO(priv, "u32 filter_flags: 0x%08x\n",
  1153. le32_to_cpu(rxon->filter_flags));
  1154. IWL_DEBUG_RADIO(priv, "u8 dev_type: 0x%x\n", rxon->dev_type);
  1155. IWL_DEBUG_RADIO(priv, "u8 ofdm_basic_rates: 0x%02x\n",
  1156. rxon->ofdm_basic_rates);
  1157. IWL_DEBUG_RADIO(priv, "u8 cck_basic_rates: 0x%02x\n", rxon->cck_basic_rates);
  1158. IWL_DEBUG_RADIO(priv, "u8[6] node_addr: %pM\n", rxon->node_addr);
  1159. IWL_DEBUG_RADIO(priv, "u8[6] bssid_addr: %pM\n", rxon->bssid_addr);
  1160. IWL_DEBUG_RADIO(priv, "u16 assoc_id: 0x%x\n", le16_to_cpu(rxon->assoc_id));
  1161. }
  1162. EXPORT_SYMBOL(iwl_print_rx_config_cmd);
  1163. #endif
  1164. /**
  1165. * iwl_irq_handle_error - called for HW or SW error interrupt from card
  1166. */
  1167. void iwl_irq_handle_error(struct iwl_priv *priv)
  1168. {
  1169. /* Set the FW error flag -- cleared on iwl_down */
  1170. set_bit(STATUS_FW_ERROR, &priv->status);
  1171. /* Cancel currently queued command. */
  1172. clear_bit(STATUS_HCMD_ACTIVE, &priv->status);
  1173. priv->cfg->ops->lib->dump_nic_error_log(priv);
  1174. if (priv->cfg->ops->lib->dump_csr)
  1175. priv->cfg->ops->lib->dump_csr(priv);
  1176. if (priv->cfg->ops->lib->dump_fh)
  1177. priv->cfg->ops->lib->dump_fh(priv, NULL, false);
  1178. priv->cfg->ops->lib->dump_nic_event_log(priv, false, NULL, false);
  1179. #ifdef CONFIG_IWLWIFI_DEBUG
  1180. if (iwl_get_debug_level(priv) & IWL_DL_FW_ERRORS)
  1181. iwl_print_rx_config_cmd(priv);
  1182. #endif
  1183. wake_up_interruptible(&priv->wait_command_queue);
  1184. /* Keep the restart process from trying to send host
  1185. * commands by clearing the INIT status bit */
  1186. clear_bit(STATUS_READY, &priv->status);
  1187. if (!test_bit(STATUS_EXIT_PENDING, &priv->status)) {
  1188. IWL_DEBUG(priv, IWL_DL_FW_ERRORS,
  1189. "Restarting adapter due to uCode error.\n");
  1190. if (priv->cfg->mod_params->restart_fw)
  1191. queue_work(priv->workqueue, &priv->restart);
  1192. }
  1193. }
  1194. EXPORT_SYMBOL(iwl_irq_handle_error);
  1195. int iwl_apm_stop_master(struct iwl_priv *priv)
  1196. {
  1197. int ret = 0;
  1198. /* stop device's busmaster DMA activity */
  1199. iwl_set_bit(priv, CSR_RESET, CSR_RESET_REG_FLAG_STOP_MASTER);
  1200. ret = iwl_poll_bit(priv, CSR_RESET, CSR_RESET_REG_FLAG_MASTER_DISABLED,
  1201. CSR_RESET_REG_FLAG_MASTER_DISABLED, 100);
  1202. if (ret)
  1203. IWL_WARN(priv, "Master Disable Timed Out, 100 usec\n");
  1204. IWL_DEBUG_INFO(priv, "stop master\n");
  1205. return ret;
  1206. }
  1207. EXPORT_SYMBOL(iwl_apm_stop_master);
  1208. void iwl_apm_stop(struct iwl_priv *priv)
  1209. {
  1210. IWL_DEBUG_INFO(priv, "Stop card, put in low power state\n");
  1211. /* Stop device's DMA activity */
  1212. iwl_apm_stop_master(priv);
  1213. /* Reset the entire device */
  1214. iwl_set_bit(priv, CSR_RESET, CSR_RESET_REG_FLAG_SW_RESET);
  1215. udelay(10);
  1216. /*
  1217. * Clear "initialization complete" bit to move adapter from
  1218. * D0A* (powered-up Active) --> D0U* (Uninitialized) state.
  1219. */
  1220. iwl_clear_bit(priv, CSR_GP_CNTRL, CSR_GP_CNTRL_REG_FLAG_INIT_DONE);
  1221. }
  1222. EXPORT_SYMBOL(iwl_apm_stop);
  1223. /*
  1224. * Start up NIC's basic functionality after it has been reset
  1225. * (e.g. after platform boot, or shutdown via iwl_apm_stop())
  1226. * NOTE: This does not load uCode nor start the embedded processor
  1227. */
  1228. int iwl_apm_init(struct iwl_priv *priv)
  1229. {
  1230. int ret = 0;
  1231. u16 lctl;
  1232. IWL_DEBUG_INFO(priv, "Init card's basic functions\n");
  1233. /*
  1234. * Use "set_bit" below rather than "write", to preserve any hardware
  1235. * bits already set by default after reset.
  1236. */
  1237. /* Disable L0S exit timer (platform NMI Work/Around) */
  1238. iwl_set_bit(priv, CSR_GIO_CHICKEN_BITS,
  1239. CSR_GIO_CHICKEN_BITS_REG_BIT_DIS_L0S_EXIT_TIMER);
  1240. /*
  1241. * Disable L0s without affecting L1;
  1242. * don't wait for ICH L0s (ICH bug W/A)
  1243. */
  1244. iwl_set_bit(priv, CSR_GIO_CHICKEN_BITS,
  1245. CSR_GIO_CHICKEN_BITS_REG_BIT_L1A_NO_L0S_RX);
  1246. /* Set FH wait threshold to maximum (HW error during stress W/A) */
  1247. iwl_set_bit(priv, CSR_DBG_HPET_MEM_REG, CSR_DBG_HPET_MEM_REG_VAL);
  1248. /*
  1249. * Enable HAP INTA (interrupt from management bus) to
  1250. * wake device's PCI Express link L1a -> L0s
  1251. * NOTE: This is no-op for 3945 (non-existant bit)
  1252. */
  1253. iwl_set_bit(priv, CSR_HW_IF_CONFIG_REG,
  1254. CSR_HW_IF_CONFIG_REG_BIT_HAP_WAKE_L1A);
  1255. /*
  1256. * HW bug W/A for instability in PCIe bus L0->L0S->L1 transition.
  1257. * Check if BIOS (or OS) enabled L1-ASPM on this device.
  1258. * If so (likely), disable L0S, so device moves directly L0->L1;
  1259. * costs negligible amount of power savings.
  1260. * If not (unlikely), enable L0S, so there is at least some
  1261. * power savings, even without L1.
  1262. */
  1263. if (priv->cfg->set_l0s) {
  1264. lctl = iwl_pcie_link_ctl(priv);
  1265. if ((lctl & PCI_CFG_LINK_CTRL_VAL_L1_EN) ==
  1266. PCI_CFG_LINK_CTRL_VAL_L1_EN) {
  1267. /* L1-ASPM enabled; disable(!) L0S */
  1268. iwl_set_bit(priv, CSR_GIO_REG,
  1269. CSR_GIO_REG_VAL_L0S_ENABLED);
  1270. IWL_DEBUG_POWER(priv, "L1 Enabled; Disabling L0S\n");
  1271. } else {
  1272. /* L1-ASPM disabled; enable(!) L0S */
  1273. iwl_clear_bit(priv, CSR_GIO_REG,
  1274. CSR_GIO_REG_VAL_L0S_ENABLED);
  1275. IWL_DEBUG_POWER(priv, "L1 Disabled; Enabling L0S\n");
  1276. }
  1277. }
  1278. /* Configure analog phase-lock-loop before activating to D0A */
  1279. if (priv->cfg->pll_cfg_val)
  1280. iwl_set_bit(priv, CSR_ANA_PLL_CFG, priv->cfg->pll_cfg_val);
  1281. /*
  1282. * Set "initialization complete" bit to move adapter from
  1283. * D0U* --> D0A* (powered-up active) state.
  1284. */
  1285. iwl_set_bit(priv, CSR_GP_CNTRL, CSR_GP_CNTRL_REG_FLAG_INIT_DONE);
  1286. /*
  1287. * Wait for clock stabilization; once stabilized, access to
  1288. * device-internal resources is supported, e.g. iwl_write_prph()
  1289. * and accesses to uCode SRAM.
  1290. */
  1291. ret = iwl_poll_bit(priv, CSR_GP_CNTRL,
  1292. CSR_GP_CNTRL_REG_FLAG_MAC_CLOCK_READY,
  1293. CSR_GP_CNTRL_REG_FLAG_MAC_CLOCK_READY, 25000);
  1294. if (ret < 0) {
  1295. IWL_DEBUG_INFO(priv, "Failed to init the card\n");
  1296. goto out;
  1297. }
  1298. /*
  1299. * Enable DMA and BSM (if used) clocks, wait for them to stabilize.
  1300. * BSM (Boostrap State Machine) is only in 3945 and 4965;
  1301. * later devices (i.e. 5000 and later) have non-volatile SRAM,
  1302. * and don't need BSM to restore data after power-saving sleep.
  1303. *
  1304. * Write to "CLK_EN_REG"; "1" bits enable clocks, while "0" bits
  1305. * do not disable clocks. This preserves any hardware bits already
  1306. * set by default in "CLK_CTRL_REG" after reset.
  1307. */
  1308. if (priv->cfg->use_bsm)
  1309. iwl_write_prph(priv, APMG_CLK_EN_REG,
  1310. APMG_CLK_VAL_DMA_CLK_RQT | APMG_CLK_VAL_BSM_CLK_RQT);
  1311. else
  1312. iwl_write_prph(priv, APMG_CLK_EN_REG,
  1313. APMG_CLK_VAL_DMA_CLK_RQT);
  1314. udelay(20);
  1315. /* Disable L1-Active */
  1316. iwl_set_bits_prph(priv, APMG_PCIDEV_STT_REG,
  1317. APMG_PCIDEV_STT_VAL_L1_ACT_DIS);
  1318. out:
  1319. return ret;
  1320. }
  1321. EXPORT_SYMBOL(iwl_apm_init);
  1322. void iwl_configure_filter(struct ieee80211_hw *hw,
  1323. unsigned int changed_flags,
  1324. unsigned int *total_flags,
  1325. u64 multicast)
  1326. {
  1327. struct iwl_priv *priv = hw->priv;
  1328. __le32 *filter_flags = &priv->staging_rxon.filter_flags;
  1329. IWL_DEBUG_MAC80211(priv, "Enter: changed: 0x%x, total: 0x%x\n",
  1330. changed_flags, *total_flags);
  1331. if (changed_flags & (FIF_OTHER_BSS | FIF_PROMISC_IN_BSS)) {
  1332. if (*total_flags & (FIF_OTHER_BSS | FIF_PROMISC_IN_BSS))
  1333. *filter_flags |= RXON_FILTER_PROMISC_MSK;
  1334. else
  1335. *filter_flags &= ~RXON_FILTER_PROMISC_MSK;
  1336. }
  1337. if (changed_flags & FIF_ALLMULTI) {
  1338. if (*total_flags & FIF_ALLMULTI)
  1339. *filter_flags |= RXON_FILTER_ACCEPT_GRP_MSK;
  1340. else
  1341. *filter_flags &= ~RXON_FILTER_ACCEPT_GRP_MSK;
  1342. }
  1343. if (changed_flags & FIF_CONTROL) {
  1344. if (*total_flags & FIF_CONTROL)
  1345. *filter_flags |= RXON_FILTER_CTL2HOST_MSK;
  1346. else
  1347. *filter_flags &= ~RXON_FILTER_CTL2HOST_MSK;
  1348. }
  1349. if (changed_flags & FIF_BCN_PRBRESP_PROMISC) {
  1350. if (*total_flags & FIF_BCN_PRBRESP_PROMISC)
  1351. *filter_flags |= RXON_FILTER_BCON_AWARE_MSK;
  1352. else
  1353. *filter_flags &= ~RXON_FILTER_BCON_AWARE_MSK;
  1354. }
  1355. /* We avoid iwl_commit_rxon here to commit the new filter flags
  1356. * since mac80211 will call ieee80211_hw_config immediately.
  1357. * (mc_list is not supported at this time). Otherwise, we need to
  1358. * queue a background iwl_commit_rxon work.
  1359. */
  1360. *total_flags &= FIF_OTHER_BSS | FIF_ALLMULTI | FIF_PROMISC_IN_BSS |
  1361. FIF_BCN_PRBRESP_PROMISC | FIF_CONTROL;
  1362. }
  1363. EXPORT_SYMBOL(iwl_configure_filter);
  1364. int iwl_set_hw_params(struct iwl_priv *priv)
  1365. {
  1366. priv->hw_params.max_rxq_size = RX_QUEUE_SIZE;
  1367. priv->hw_params.max_rxq_log = RX_QUEUE_SIZE_LOG;
  1368. if (priv->cfg->mod_params->amsdu_size_8K)
  1369. priv->hw_params.rx_page_order = get_order(IWL_RX_BUF_SIZE_8K);
  1370. else
  1371. priv->hw_params.rx_page_order = get_order(IWL_RX_BUF_SIZE_4K);
  1372. priv->hw_params.max_beacon_itrvl = IWL_MAX_UCODE_BEACON_INTERVAL;
  1373. if (priv->cfg->mod_params->disable_11n)
  1374. priv->cfg->sku &= ~IWL_SKU_N;
  1375. /* Device-specific setup */
  1376. return priv->cfg->ops->lib->set_hw_params(priv);
  1377. }
  1378. EXPORT_SYMBOL(iwl_set_hw_params);
  1379. int iwl_set_tx_power(struct iwl_priv *priv, s8 tx_power, bool force)
  1380. {
  1381. int ret = 0;
  1382. s8 prev_tx_power = priv->tx_power_user_lmt;
  1383. if (tx_power < IWL_TX_POWER_TARGET_POWER_MIN) {
  1384. IWL_WARN(priv, "Requested user TXPOWER %d below lower limit %d.\n",
  1385. tx_power,
  1386. IWL_TX_POWER_TARGET_POWER_MIN);
  1387. return -EINVAL;
  1388. }
  1389. if (tx_power > priv->tx_power_device_lmt) {
  1390. IWL_WARN(priv,
  1391. "Requested user TXPOWER %d above upper limit %d.\n",
  1392. tx_power, priv->tx_power_device_lmt);
  1393. return -EINVAL;
  1394. }
  1395. if (priv->tx_power_user_lmt != tx_power)
  1396. force = true;
  1397. /* if nic is not up don't send command */
  1398. if (iwl_is_ready_rf(priv)) {
  1399. priv->tx_power_user_lmt = tx_power;
  1400. if (force && priv->cfg->ops->lib->send_tx_power)
  1401. ret = priv->cfg->ops->lib->send_tx_power(priv);
  1402. else if (!priv->cfg->ops->lib->send_tx_power)
  1403. ret = -EOPNOTSUPP;
  1404. /*
  1405. * if fail to set tx_power, restore the orig. tx power
  1406. */
  1407. if (ret)
  1408. priv->tx_power_user_lmt = prev_tx_power;
  1409. }
  1410. /*
  1411. * Even this is an async host command, the command
  1412. * will always report success from uCode
  1413. * So once driver can placing the command into the queue
  1414. * successfully, driver can use priv->tx_power_user_lmt
  1415. * to reflect the current tx power
  1416. */
  1417. return ret;
  1418. }
  1419. EXPORT_SYMBOL(iwl_set_tx_power);
  1420. irqreturn_t iwl_isr_legacy(int irq, void *data)
  1421. {
  1422. struct iwl_priv *priv = data;
  1423. u32 inta, inta_mask;
  1424. u32 inta_fh;
  1425. if (!priv)
  1426. return IRQ_NONE;
  1427. spin_lock(&priv->lock);
  1428. /* Disable (but don't clear!) interrupts here to avoid
  1429. * back-to-back ISRs and sporadic interrupts from our NIC.
  1430. * If we have something to service, the tasklet will re-enable ints.
  1431. * If we *don't* have something, we'll re-enable before leaving here. */
  1432. inta_mask = iwl_read32(priv, CSR_INT_MASK); /* just for debug */
  1433. iwl_write32(priv, CSR_INT_MASK, 0x00000000);
  1434. /* Discover which interrupts are active/pending */
  1435. inta = iwl_read32(priv, CSR_INT);
  1436. inta_fh = iwl_read32(priv, CSR_FH_INT_STATUS);
  1437. /* Ignore interrupt if there's nothing in NIC to service.
  1438. * This may be due to IRQ shared with another device,
  1439. * or due to sporadic interrupts thrown from our NIC. */
  1440. if (!inta && !inta_fh) {
  1441. IWL_DEBUG_ISR(priv, "Ignore interrupt, inta == 0, inta_fh == 0\n");
  1442. goto none;
  1443. }
  1444. if ((inta == 0xFFFFFFFF) || ((inta & 0xFFFFFFF0) == 0xa5a5a5a0)) {
  1445. /* Hardware disappeared. It might have already raised
  1446. * an interrupt */
  1447. IWL_WARN(priv, "HARDWARE GONE?? INTA == 0x%08x\n", inta);
  1448. goto unplugged;
  1449. }
  1450. IWL_DEBUG_ISR(priv, "ISR inta 0x%08x, enabled 0x%08x, fh 0x%08x\n",
  1451. inta, inta_mask, inta_fh);
  1452. inta &= ~CSR_INT_BIT_SCD;
  1453. /* iwl_irq_tasklet() will service interrupts and re-enable them */
  1454. if (likely(inta || inta_fh))
  1455. tasklet_schedule(&priv->irq_tasklet);
  1456. unplugged:
  1457. spin_unlock(&priv->lock);
  1458. return IRQ_HANDLED;
  1459. none:
  1460. /* re-enable interrupts here since we don't have anything to service. */
  1461. /* only Re-enable if diabled by irq */
  1462. if (test_bit(STATUS_INT_ENABLED, &priv->status))
  1463. iwl_enable_interrupts(priv);
  1464. spin_unlock(&priv->lock);
  1465. return IRQ_NONE;
  1466. }
  1467. EXPORT_SYMBOL(iwl_isr_legacy);
  1468. int iwl_send_bt_config(struct iwl_priv *priv)
  1469. {
  1470. struct iwl_bt_cmd bt_cmd = {
  1471. .lead_time = BT_LEAD_TIME_DEF,
  1472. .max_kill = BT_MAX_KILL_DEF,
  1473. .kill_ack_mask = 0,
  1474. .kill_cts_mask = 0,
  1475. };
  1476. if (!bt_coex_active)
  1477. bt_cmd.flags = BT_COEX_DISABLE;
  1478. else
  1479. bt_cmd.flags = BT_COEX_ENABLE;
  1480. IWL_DEBUG_INFO(priv, "BT coex %s\n",
  1481. (bt_cmd.flags == BT_COEX_DISABLE) ? "disable" : "active");
  1482. return iwl_send_cmd_pdu(priv, REPLY_BT_CONFIG,
  1483. sizeof(struct iwl_bt_cmd), &bt_cmd);
  1484. }
  1485. EXPORT_SYMBOL(iwl_send_bt_config);
  1486. int iwl_send_statistics_request(struct iwl_priv *priv, u8 flags, bool clear)
  1487. {
  1488. struct iwl_statistics_cmd statistics_cmd = {
  1489. .configuration_flags =
  1490. clear ? IWL_STATS_CONF_CLEAR_STATS : 0,
  1491. };
  1492. if (flags & CMD_ASYNC)
  1493. return iwl_send_cmd_pdu_async(priv, REPLY_STATISTICS_CMD,
  1494. sizeof(struct iwl_statistics_cmd),
  1495. &statistics_cmd, NULL);
  1496. else
  1497. return iwl_send_cmd_pdu(priv, REPLY_STATISTICS_CMD,
  1498. sizeof(struct iwl_statistics_cmd),
  1499. &statistics_cmd);
  1500. }
  1501. EXPORT_SYMBOL(iwl_send_statistics_request);
  1502. /**
  1503. * iwl_verify_inst_sparse - verify runtime uCode image in card vs. host,
  1504. * using sample data 100 bytes apart. If these sample points are good,
  1505. * it's a pretty good bet that everything between them is good, too.
  1506. */
  1507. static int iwlcore_verify_inst_sparse(struct iwl_priv *priv, __le32 *image, u32 len)
  1508. {
  1509. u32 val;
  1510. int ret = 0;
  1511. u32 errcnt = 0;
  1512. u32 i;
  1513. IWL_DEBUG_INFO(priv, "ucode inst image size is %u\n", len);
  1514. for (i = 0; i < len; i += 100, image += 100/sizeof(u32)) {
  1515. /* read data comes through single port, auto-incr addr */
  1516. /* NOTE: Use the debugless read so we don't flood kernel log
  1517. * if IWL_DL_IO is set */
  1518. iwl_write_direct32(priv, HBUS_TARG_MEM_RADDR,
  1519. i + IWL49_RTC_INST_LOWER_BOUND);
  1520. val = _iwl_read_direct32(priv, HBUS_TARG_MEM_RDAT);
  1521. if (val != le32_to_cpu(*image)) {
  1522. ret = -EIO;
  1523. errcnt++;
  1524. if (errcnt >= 3)
  1525. break;
  1526. }
  1527. }
  1528. return ret;
  1529. }
  1530. /**
  1531. * iwlcore_verify_inst_full - verify runtime uCode image in card vs. host,
  1532. * looking at all data.
  1533. */
  1534. static int iwl_verify_inst_full(struct iwl_priv *priv, __le32 *image,
  1535. u32 len)
  1536. {
  1537. u32 val;
  1538. u32 save_len = len;
  1539. int ret = 0;
  1540. u32 errcnt;
  1541. IWL_DEBUG_INFO(priv, "ucode inst image size is %u\n", len);
  1542. iwl_write_direct32(priv, HBUS_TARG_MEM_RADDR,
  1543. IWL49_RTC_INST_LOWER_BOUND);
  1544. errcnt = 0;
  1545. for (; len > 0; len -= sizeof(u32), image++) {
  1546. /* read data comes through single port, auto-incr addr */
  1547. /* NOTE: Use the debugless read so we don't flood kernel log
  1548. * if IWL_DL_IO is set */
  1549. val = _iwl_read_direct32(priv, HBUS_TARG_MEM_RDAT);
  1550. if (val != le32_to_cpu(*image)) {
  1551. IWL_ERR(priv, "uCode INST section is invalid at "
  1552. "offset 0x%x, is 0x%x, s/b 0x%x\n",
  1553. save_len - len, val, le32_to_cpu(*image));
  1554. ret = -EIO;
  1555. errcnt++;
  1556. if (errcnt >= 20)
  1557. break;
  1558. }
  1559. }
  1560. if (!errcnt)
  1561. IWL_DEBUG_INFO(priv,
  1562. "ucode image in INSTRUCTION memory is good\n");
  1563. return ret;
  1564. }
  1565. /**
  1566. * iwl_verify_ucode - determine which instruction image is in SRAM,
  1567. * and verify its contents
  1568. */
  1569. int iwl_verify_ucode(struct iwl_priv *priv)
  1570. {
  1571. __le32 *image;
  1572. u32 len;
  1573. int ret;
  1574. /* Try bootstrap */
  1575. image = (__le32 *)priv->ucode_boot.v_addr;
  1576. len = priv->ucode_boot.len;
  1577. ret = iwlcore_verify_inst_sparse(priv, image, len);
  1578. if (!ret) {
  1579. IWL_DEBUG_INFO(priv, "Bootstrap uCode is good in inst SRAM\n");
  1580. return 0;
  1581. }
  1582. /* Try initialize */
  1583. image = (__le32 *)priv->ucode_init.v_addr;
  1584. len = priv->ucode_init.len;
  1585. ret = iwlcore_verify_inst_sparse(priv, image, len);
  1586. if (!ret) {
  1587. IWL_DEBUG_INFO(priv, "Initialize uCode is good in inst SRAM\n");
  1588. return 0;
  1589. }
  1590. /* Try runtime/protocol */
  1591. image = (__le32 *)priv->ucode_code.v_addr;
  1592. len = priv->ucode_code.len;
  1593. ret = iwlcore_verify_inst_sparse(priv, image, len);
  1594. if (!ret) {
  1595. IWL_DEBUG_INFO(priv, "Runtime uCode is good in inst SRAM\n");
  1596. return 0;
  1597. }
  1598. IWL_ERR(priv, "NO VALID UCODE IMAGE IN INSTRUCTION SRAM!!\n");
  1599. /* Since nothing seems to match, show first several data entries in
  1600. * instruction SRAM, so maybe visual inspection will give a clue.
  1601. * Selection of bootstrap image (vs. other images) is arbitrary. */
  1602. image = (__le32 *)priv->ucode_boot.v_addr;
  1603. len = priv->ucode_boot.len;
  1604. ret = iwl_verify_inst_full(priv, image, len);
  1605. return ret;
  1606. }
  1607. EXPORT_SYMBOL(iwl_verify_ucode);
  1608. void iwl_rf_kill_ct_config(struct iwl_priv *priv)
  1609. {
  1610. struct iwl_ct_kill_config cmd;
  1611. struct iwl_ct_kill_throttling_config adv_cmd;
  1612. unsigned long flags;
  1613. int ret = 0;
  1614. spin_lock_irqsave(&priv->lock, flags);
  1615. iwl_write32(priv, CSR_UCODE_DRV_GP1_CLR,
  1616. CSR_UCODE_DRV_GP1_REG_BIT_CT_KILL_EXIT);
  1617. spin_unlock_irqrestore(&priv->lock, flags);
  1618. priv->thermal_throttle.ct_kill_toggle = false;
  1619. if (priv->cfg->support_ct_kill_exit) {
  1620. adv_cmd.critical_temperature_enter =
  1621. cpu_to_le32(priv->hw_params.ct_kill_threshold);
  1622. adv_cmd.critical_temperature_exit =
  1623. cpu_to_le32(priv->hw_params.ct_kill_exit_threshold);
  1624. ret = iwl_send_cmd_pdu(priv, REPLY_CT_KILL_CONFIG_CMD,
  1625. sizeof(adv_cmd), &adv_cmd);
  1626. if (ret)
  1627. IWL_ERR(priv, "REPLY_CT_KILL_CONFIG_CMD failed\n");
  1628. else
  1629. IWL_DEBUG_INFO(priv, "REPLY_CT_KILL_CONFIG_CMD "
  1630. "succeeded, "
  1631. "critical temperature enter is %d,"
  1632. "exit is %d\n",
  1633. priv->hw_params.ct_kill_threshold,
  1634. priv->hw_params.ct_kill_exit_threshold);
  1635. } else {
  1636. cmd.critical_temperature_R =
  1637. cpu_to_le32(priv->hw_params.ct_kill_threshold);
  1638. ret = iwl_send_cmd_pdu(priv, REPLY_CT_KILL_CONFIG_CMD,
  1639. sizeof(cmd), &cmd);
  1640. if (ret)
  1641. IWL_ERR(priv, "REPLY_CT_KILL_CONFIG_CMD failed\n");
  1642. else
  1643. IWL_DEBUG_INFO(priv, "REPLY_CT_KILL_CONFIG_CMD "
  1644. "succeeded, "
  1645. "critical temperature is %d\n",
  1646. priv->hw_params.ct_kill_threshold);
  1647. }
  1648. }
  1649. EXPORT_SYMBOL(iwl_rf_kill_ct_config);
  1650. /*
  1651. * CARD_STATE_CMD
  1652. *
  1653. * Use: Sets the device's internal card state to enable, disable, or halt
  1654. *
  1655. * When in the 'enable' state the card operates as normal.
  1656. * When in the 'disable' state, the card enters into a low power mode.
  1657. * When in the 'halt' state, the card is shut down and must be fully
  1658. * restarted to come back on.
  1659. */
  1660. int iwl_send_card_state(struct iwl_priv *priv, u32 flags, u8 meta_flag)
  1661. {
  1662. struct iwl_host_cmd cmd = {
  1663. .id = REPLY_CARD_STATE_CMD,
  1664. .len = sizeof(u32),
  1665. .data = &flags,
  1666. .flags = meta_flag,
  1667. };
  1668. return iwl_send_cmd(priv, &cmd);
  1669. }
  1670. void iwl_rx_pm_sleep_notif(struct iwl_priv *priv,
  1671. struct iwl_rx_mem_buffer *rxb)
  1672. {
  1673. #ifdef CONFIG_IWLWIFI_DEBUG
  1674. struct iwl_rx_packet *pkt = rxb_addr(rxb);
  1675. struct iwl_sleep_notification *sleep = &(pkt->u.sleep_notif);
  1676. IWL_DEBUG_RX(priv, "sleep mode: %d, src: %d\n",
  1677. sleep->pm_sleep_mode, sleep->pm_wakeup_src);
  1678. #endif
  1679. }
  1680. EXPORT_SYMBOL(iwl_rx_pm_sleep_notif);
  1681. void iwl_rx_pm_debug_statistics_notif(struct iwl_priv *priv,
  1682. struct iwl_rx_mem_buffer *rxb)
  1683. {
  1684. struct iwl_rx_packet *pkt = rxb_addr(rxb);
  1685. u32 len = le32_to_cpu(pkt->len_n_flags) & FH_RSCSR_FRAME_SIZE_MSK;
  1686. IWL_DEBUG_RADIO(priv, "Dumping %d bytes of unhandled "
  1687. "notification for %s:\n", len,
  1688. get_cmd_string(pkt->hdr.cmd));
  1689. iwl_print_hex_dump(priv, IWL_DL_RADIO, pkt->u.raw, len);
  1690. }
  1691. EXPORT_SYMBOL(iwl_rx_pm_debug_statistics_notif);
  1692. void iwl_rx_reply_error(struct iwl_priv *priv,
  1693. struct iwl_rx_mem_buffer *rxb)
  1694. {
  1695. struct iwl_rx_packet *pkt = rxb_addr(rxb);
  1696. IWL_ERR(priv, "Error Reply type 0x%08X cmd %s (0x%02X) "
  1697. "seq 0x%04X ser 0x%08X\n",
  1698. le32_to_cpu(pkt->u.err_resp.error_type),
  1699. get_cmd_string(pkt->u.err_resp.cmd_id),
  1700. pkt->u.err_resp.cmd_id,
  1701. le16_to_cpu(pkt->u.err_resp.bad_cmd_seq_num),
  1702. le32_to_cpu(pkt->u.err_resp.error_info));
  1703. }
  1704. EXPORT_SYMBOL(iwl_rx_reply_error);
  1705. void iwl_clear_isr_stats(struct iwl_priv *priv)
  1706. {
  1707. memset(&priv->isr_stats, 0, sizeof(priv->isr_stats));
  1708. }
  1709. int iwl_mac_conf_tx(struct ieee80211_hw *hw, u16 queue,
  1710. const struct ieee80211_tx_queue_params *params)
  1711. {
  1712. struct iwl_priv *priv = hw->priv;
  1713. unsigned long flags;
  1714. int q;
  1715. IWL_DEBUG_MAC80211(priv, "enter\n");
  1716. if (!iwl_is_ready_rf(priv)) {
  1717. IWL_DEBUG_MAC80211(priv, "leave - RF not ready\n");
  1718. return -EIO;
  1719. }
  1720. if (queue >= AC_NUM) {
  1721. IWL_DEBUG_MAC80211(priv, "leave - queue >= AC_NUM %d\n", queue);
  1722. return 0;
  1723. }
  1724. q = AC_NUM - 1 - queue;
  1725. spin_lock_irqsave(&priv->lock, flags);
  1726. priv->qos_data.def_qos_parm.ac[q].cw_min = cpu_to_le16(params->cw_min);
  1727. priv->qos_data.def_qos_parm.ac[q].cw_max = cpu_to_le16(params->cw_max);
  1728. priv->qos_data.def_qos_parm.ac[q].aifsn = params->aifs;
  1729. priv->qos_data.def_qos_parm.ac[q].edca_txop =
  1730. cpu_to_le16((params->txop * 32));
  1731. priv->qos_data.def_qos_parm.ac[q].reserved1 = 0;
  1732. priv->qos_data.qos_active = 1;
  1733. if (priv->iw_mode == NL80211_IFTYPE_AP)
  1734. iwl_activate_qos(priv, 1);
  1735. else if (priv->assoc_id && iwl_is_associated(priv))
  1736. iwl_activate_qos(priv, 0);
  1737. spin_unlock_irqrestore(&priv->lock, flags);
  1738. IWL_DEBUG_MAC80211(priv, "leave\n");
  1739. return 0;
  1740. }
  1741. EXPORT_SYMBOL(iwl_mac_conf_tx);
  1742. static void iwl_ht_conf(struct iwl_priv *priv,
  1743. struct ieee80211_bss_conf *bss_conf)
  1744. {
  1745. struct iwl_ht_config *ht_conf = &priv->current_ht_config;
  1746. struct ieee80211_sta *sta;
  1747. IWL_DEBUG_MAC80211(priv, "enter: \n");
  1748. if (!ht_conf->is_ht)
  1749. return;
  1750. ht_conf->ht_protection =
  1751. bss_conf->ht_operation_mode & IEEE80211_HT_OP_MODE_PROTECTION;
  1752. ht_conf->non_GF_STA_present =
  1753. !!(bss_conf->ht_operation_mode & IEEE80211_HT_OP_MODE_NON_GF_STA_PRSNT);
  1754. ht_conf->single_chain_sufficient = false;
  1755. switch (priv->iw_mode) {
  1756. case NL80211_IFTYPE_STATION:
  1757. rcu_read_lock();
  1758. sta = ieee80211_find_sta(priv->vif, priv->bssid);
  1759. if (sta) {
  1760. struct ieee80211_sta_ht_cap *ht_cap = &sta->ht_cap;
  1761. int maxstreams;
  1762. maxstreams = (ht_cap->mcs.tx_params &
  1763. IEEE80211_HT_MCS_TX_MAX_STREAMS_MASK)
  1764. >> IEEE80211_HT_MCS_TX_MAX_STREAMS_SHIFT;
  1765. maxstreams += 1;
  1766. if ((ht_cap->mcs.rx_mask[1] == 0) &&
  1767. (ht_cap->mcs.rx_mask[2] == 0))
  1768. ht_conf->single_chain_sufficient = true;
  1769. if (maxstreams <= 1)
  1770. ht_conf->single_chain_sufficient = true;
  1771. } else {
  1772. /*
  1773. * If at all, this can only happen through a race
  1774. * when the AP disconnects us while we're still
  1775. * setting up the connection, in that case mac80211
  1776. * will soon tell us about that.
  1777. */
  1778. ht_conf->single_chain_sufficient = true;
  1779. }
  1780. rcu_read_unlock();
  1781. break;
  1782. case NL80211_IFTYPE_ADHOC:
  1783. ht_conf->single_chain_sufficient = true;
  1784. break;
  1785. default:
  1786. break;
  1787. }
  1788. IWL_DEBUG_MAC80211(priv, "leave\n");
  1789. }
  1790. static inline void iwl_set_no_assoc(struct iwl_priv *priv)
  1791. {
  1792. priv->assoc_id = 0;
  1793. iwl_led_disassociate(priv);
  1794. /*
  1795. * inform the ucode that there is no longer an
  1796. * association and that no more packets should be
  1797. * sent
  1798. */
  1799. priv->staging_rxon.filter_flags &=
  1800. ~RXON_FILTER_ASSOC_MSK;
  1801. priv->staging_rxon.assoc_id = 0;
  1802. iwlcore_commit_rxon(priv);
  1803. }
  1804. #define IWL_DELAY_NEXT_SCAN_AFTER_ASSOC (HZ*6)
  1805. void iwl_bss_info_changed(struct ieee80211_hw *hw,
  1806. struct ieee80211_vif *vif,
  1807. struct ieee80211_bss_conf *bss_conf,
  1808. u32 changes)
  1809. {
  1810. struct iwl_priv *priv = hw->priv;
  1811. int ret;
  1812. IWL_DEBUG_MAC80211(priv, "changes = 0x%X\n", changes);
  1813. if (!iwl_is_alive(priv))
  1814. return;
  1815. mutex_lock(&priv->mutex);
  1816. if (changes & BSS_CHANGED_BEACON &&
  1817. priv->iw_mode == NL80211_IFTYPE_AP) {
  1818. dev_kfree_skb(priv->ibss_beacon);
  1819. priv->ibss_beacon = ieee80211_beacon_get(hw, vif);
  1820. }
  1821. if (changes & BSS_CHANGED_BEACON_INT) {
  1822. priv->beacon_int = bss_conf->beacon_int;
  1823. /* TODO: in AP mode, do something to make this take effect */
  1824. }
  1825. if (changes & BSS_CHANGED_BSSID) {
  1826. IWL_DEBUG_MAC80211(priv, "BSSID %pM\n", bss_conf->bssid);
  1827. /*
  1828. * If there is currently a HW scan going on in the
  1829. * background then we need to cancel it else the RXON
  1830. * below/in post_associate will fail.
  1831. */
  1832. if (iwl_scan_cancel_timeout(priv, 100)) {
  1833. IWL_WARN(priv, "Aborted scan still in progress after 100ms\n");
  1834. IWL_DEBUG_MAC80211(priv, "leaving - scan abort failed.\n");
  1835. mutex_unlock(&priv->mutex);
  1836. return;
  1837. }
  1838. /* mac80211 only sets assoc when in STATION mode */
  1839. if (priv->iw_mode == NL80211_IFTYPE_ADHOC ||
  1840. bss_conf->assoc) {
  1841. memcpy(priv->staging_rxon.bssid_addr,
  1842. bss_conf->bssid, ETH_ALEN);
  1843. /* currently needed in a few places */
  1844. memcpy(priv->bssid, bss_conf->bssid, ETH_ALEN);
  1845. } else {
  1846. priv->staging_rxon.filter_flags &=
  1847. ~RXON_FILTER_ASSOC_MSK;
  1848. }
  1849. }
  1850. /*
  1851. * This needs to be after setting the BSSID in case
  1852. * mac80211 decides to do both changes at once because
  1853. * it will invoke post_associate.
  1854. */
  1855. if (priv->iw_mode == NL80211_IFTYPE_ADHOC &&
  1856. changes & BSS_CHANGED_BEACON) {
  1857. struct sk_buff *beacon = ieee80211_beacon_get(hw, vif);
  1858. if (beacon)
  1859. iwl_mac_beacon_update(hw, beacon);
  1860. }
  1861. if (changes & BSS_CHANGED_ERP_PREAMBLE) {
  1862. IWL_DEBUG_MAC80211(priv, "ERP_PREAMBLE %d\n",
  1863. bss_conf->use_short_preamble);
  1864. if (bss_conf->use_short_preamble)
  1865. priv->staging_rxon.flags |= RXON_FLG_SHORT_PREAMBLE_MSK;
  1866. else
  1867. priv->staging_rxon.flags &= ~RXON_FLG_SHORT_PREAMBLE_MSK;
  1868. }
  1869. if (changes & BSS_CHANGED_ERP_CTS_PROT) {
  1870. IWL_DEBUG_MAC80211(priv, "ERP_CTS %d\n", bss_conf->use_cts_prot);
  1871. if (bss_conf->use_cts_prot && (priv->band != IEEE80211_BAND_5GHZ))
  1872. priv->staging_rxon.flags |= RXON_FLG_TGG_PROTECT_MSK;
  1873. else
  1874. priv->staging_rxon.flags &= ~RXON_FLG_TGG_PROTECT_MSK;
  1875. }
  1876. if (changes & BSS_CHANGED_BASIC_RATES) {
  1877. /* XXX use this information
  1878. *
  1879. * To do that, remove code from iwl_set_rate() and put something
  1880. * like this here:
  1881. *
  1882. if (A-band)
  1883. priv->staging_rxon.ofdm_basic_rates =
  1884. bss_conf->basic_rates;
  1885. else
  1886. priv->staging_rxon.ofdm_basic_rates =
  1887. bss_conf->basic_rates >> 4;
  1888. priv->staging_rxon.cck_basic_rates =
  1889. bss_conf->basic_rates & 0xF;
  1890. */
  1891. }
  1892. if (changes & BSS_CHANGED_HT) {
  1893. iwl_ht_conf(priv, bss_conf);
  1894. if (priv->cfg->ops->hcmd->set_rxon_chain)
  1895. priv->cfg->ops->hcmd->set_rxon_chain(priv);
  1896. }
  1897. if (changes & BSS_CHANGED_ASSOC) {
  1898. IWL_DEBUG_MAC80211(priv, "ASSOC %d\n", bss_conf->assoc);
  1899. if (bss_conf->assoc) {
  1900. priv->assoc_id = bss_conf->aid;
  1901. priv->beacon_int = bss_conf->beacon_int;
  1902. priv->timestamp = bss_conf->timestamp;
  1903. priv->assoc_capability = bss_conf->assoc_capability;
  1904. iwl_led_associate(priv);
  1905. /*
  1906. * We have just associated, don't start scan too early
  1907. * leave time for EAPOL exchange to complete.
  1908. *
  1909. * XXX: do this in mac80211
  1910. */
  1911. priv->next_scan_jiffies = jiffies +
  1912. IWL_DELAY_NEXT_SCAN_AFTER_ASSOC;
  1913. if (!iwl_is_rfkill(priv))
  1914. priv->cfg->ops->lib->post_associate(priv);
  1915. } else
  1916. iwl_set_no_assoc(priv);
  1917. }
  1918. if (changes && iwl_is_associated(priv) && priv->assoc_id) {
  1919. IWL_DEBUG_MAC80211(priv, "Changes (%#x) while associated\n",
  1920. changes);
  1921. ret = iwl_send_rxon_assoc(priv);
  1922. if (!ret) {
  1923. /* Sync active_rxon with latest change. */
  1924. memcpy((void *)&priv->active_rxon,
  1925. &priv->staging_rxon,
  1926. sizeof(struct iwl_rxon_cmd));
  1927. }
  1928. }
  1929. if (changes & BSS_CHANGED_BEACON_ENABLED) {
  1930. if (vif->bss_conf.enable_beacon) {
  1931. memcpy(priv->staging_rxon.bssid_addr,
  1932. bss_conf->bssid, ETH_ALEN);
  1933. memcpy(priv->bssid, bss_conf->bssid, ETH_ALEN);
  1934. iwlcore_config_ap(priv);
  1935. } else
  1936. iwl_set_no_assoc(priv);
  1937. }
  1938. mutex_unlock(&priv->mutex);
  1939. IWL_DEBUG_MAC80211(priv, "leave\n");
  1940. }
  1941. EXPORT_SYMBOL(iwl_bss_info_changed);
  1942. int iwl_mac_beacon_update(struct ieee80211_hw *hw, struct sk_buff *skb)
  1943. {
  1944. struct iwl_priv *priv = hw->priv;
  1945. unsigned long flags;
  1946. __le64 timestamp;
  1947. IWL_DEBUG_MAC80211(priv, "enter\n");
  1948. if (!iwl_is_ready_rf(priv)) {
  1949. IWL_DEBUG_MAC80211(priv, "leave - RF not ready\n");
  1950. return -EIO;
  1951. }
  1952. if (priv->iw_mode != NL80211_IFTYPE_ADHOC) {
  1953. IWL_DEBUG_MAC80211(priv, "leave - not IBSS\n");
  1954. return -EIO;
  1955. }
  1956. spin_lock_irqsave(&priv->lock, flags);
  1957. if (priv->ibss_beacon)
  1958. dev_kfree_skb(priv->ibss_beacon);
  1959. priv->ibss_beacon = skb;
  1960. priv->assoc_id = 0;
  1961. timestamp = ((struct ieee80211_mgmt *)skb->data)->u.beacon.timestamp;
  1962. priv->timestamp = le64_to_cpu(timestamp);
  1963. IWL_DEBUG_MAC80211(priv, "leave\n");
  1964. spin_unlock_irqrestore(&priv->lock, flags);
  1965. iwl_reset_qos(priv);
  1966. priv->cfg->ops->lib->post_associate(priv);
  1967. return 0;
  1968. }
  1969. EXPORT_SYMBOL(iwl_mac_beacon_update);
  1970. int iwl_set_mode(struct iwl_priv *priv, int mode)
  1971. {
  1972. if (mode == NL80211_IFTYPE_ADHOC) {
  1973. const struct iwl_channel_info *ch_info;
  1974. ch_info = iwl_get_channel_info(priv,
  1975. priv->band,
  1976. le16_to_cpu(priv->staging_rxon.channel));
  1977. if (!ch_info || !is_channel_ibss(ch_info)) {
  1978. IWL_ERR(priv, "channel %d not IBSS channel\n",
  1979. le16_to_cpu(priv->staging_rxon.channel));
  1980. return -EINVAL;
  1981. }
  1982. }
  1983. iwl_connection_init_rx_config(priv, mode);
  1984. if (priv->cfg->ops->hcmd->set_rxon_chain)
  1985. priv->cfg->ops->hcmd->set_rxon_chain(priv);
  1986. memcpy(priv->staging_rxon.node_addr, priv->mac_addr, ETH_ALEN);
  1987. iwl_clear_stations_table(priv);
  1988. /* dont commit rxon if rf-kill is on*/
  1989. if (!iwl_is_ready_rf(priv))
  1990. return -EAGAIN;
  1991. iwlcore_commit_rxon(priv);
  1992. return 0;
  1993. }
  1994. EXPORT_SYMBOL(iwl_set_mode);
  1995. int iwl_mac_add_interface(struct ieee80211_hw *hw,
  1996. struct ieee80211_vif *vif)
  1997. {
  1998. struct iwl_priv *priv = hw->priv;
  1999. int err = 0;
  2000. IWL_DEBUG_MAC80211(priv, "enter: type %d\n", vif->type);
  2001. mutex_lock(&priv->mutex);
  2002. if (priv->vif) {
  2003. IWL_DEBUG_MAC80211(priv, "leave - vif != NULL\n");
  2004. err = -EOPNOTSUPP;
  2005. goto out;
  2006. }
  2007. priv->vif = vif;
  2008. priv->iw_mode = vif->type;
  2009. if (vif->addr) {
  2010. IWL_DEBUG_MAC80211(priv, "Set %pM\n", vif->addr);
  2011. memcpy(priv->mac_addr, vif->addr, ETH_ALEN);
  2012. }
  2013. if (iwl_set_mode(priv, vif->type) == -EAGAIN)
  2014. /* we are not ready, will run again when ready */
  2015. set_bit(STATUS_MODE_PENDING, &priv->status);
  2016. out:
  2017. mutex_unlock(&priv->mutex);
  2018. IWL_DEBUG_MAC80211(priv, "leave\n");
  2019. return err;
  2020. }
  2021. EXPORT_SYMBOL(iwl_mac_add_interface);
  2022. void iwl_mac_remove_interface(struct ieee80211_hw *hw,
  2023. struct ieee80211_vif *vif)
  2024. {
  2025. struct iwl_priv *priv = hw->priv;
  2026. IWL_DEBUG_MAC80211(priv, "enter\n");
  2027. mutex_lock(&priv->mutex);
  2028. if (iwl_is_ready_rf(priv)) {
  2029. iwl_scan_cancel_timeout(priv, 100);
  2030. priv->staging_rxon.filter_flags &= ~RXON_FILTER_ASSOC_MSK;
  2031. iwlcore_commit_rxon(priv);
  2032. }
  2033. if (priv->vif == vif) {
  2034. priv->vif = NULL;
  2035. memset(priv->bssid, 0, ETH_ALEN);
  2036. }
  2037. mutex_unlock(&priv->mutex);
  2038. IWL_DEBUG_MAC80211(priv, "leave\n");
  2039. }
  2040. EXPORT_SYMBOL(iwl_mac_remove_interface);
  2041. /**
  2042. * iwl_mac_config - mac80211 config callback
  2043. *
  2044. * We ignore conf->flags & IEEE80211_CONF_SHORT_SLOT_TIME since it seems to
  2045. * be set inappropriately and the driver currently sets the hardware up to
  2046. * use it whenever needed.
  2047. */
  2048. int iwl_mac_config(struct ieee80211_hw *hw, u32 changed)
  2049. {
  2050. struct iwl_priv *priv = hw->priv;
  2051. const struct iwl_channel_info *ch_info;
  2052. struct ieee80211_conf *conf = &hw->conf;
  2053. struct iwl_ht_config *ht_conf = &priv->current_ht_config;
  2054. unsigned long flags = 0;
  2055. int ret = 0;
  2056. u16 ch;
  2057. int scan_active = 0;
  2058. mutex_lock(&priv->mutex);
  2059. IWL_DEBUG_MAC80211(priv, "enter to channel %d changed 0x%X\n",
  2060. conf->channel->hw_value, changed);
  2061. if (unlikely(!priv->cfg->mod_params->disable_hw_scan &&
  2062. test_bit(STATUS_SCANNING, &priv->status))) {
  2063. scan_active = 1;
  2064. IWL_DEBUG_MAC80211(priv, "leave - scanning\n");
  2065. }
  2066. if (changed & (IEEE80211_CONF_CHANGE_SMPS |
  2067. IEEE80211_CONF_CHANGE_CHANNEL)) {
  2068. /* mac80211 uses static for non-HT which is what we want */
  2069. priv->current_ht_config.smps = conf->smps_mode;
  2070. /*
  2071. * Recalculate chain counts.
  2072. *
  2073. * If monitor mode is enabled then mac80211 will
  2074. * set up the SM PS mode to OFF if an HT channel is
  2075. * configured.
  2076. */
  2077. if (priv->cfg->ops->hcmd->set_rxon_chain)
  2078. priv->cfg->ops->hcmd->set_rxon_chain(priv);
  2079. }
  2080. /* during scanning mac80211 will delay channel setting until
  2081. * scan finish with changed = 0
  2082. */
  2083. if (!changed || (changed & IEEE80211_CONF_CHANGE_CHANNEL)) {
  2084. if (scan_active)
  2085. goto set_ch_out;
  2086. ch = ieee80211_frequency_to_channel(conf->channel->center_freq);
  2087. ch_info = iwl_get_channel_info(priv, conf->channel->band, ch);
  2088. if (!is_channel_valid(ch_info)) {
  2089. IWL_DEBUG_MAC80211(priv, "leave - invalid channel\n");
  2090. ret = -EINVAL;
  2091. goto set_ch_out;
  2092. }
  2093. if (priv->iw_mode == NL80211_IFTYPE_ADHOC &&
  2094. !is_channel_ibss(ch_info)) {
  2095. IWL_ERR(priv, "channel %d in band %d not "
  2096. "IBSS channel\n",
  2097. conf->channel->hw_value, conf->channel->band);
  2098. ret = -EINVAL;
  2099. goto set_ch_out;
  2100. }
  2101. spin_lock_irqsave(&priv->lock, flags);
  2102. /* Configure HT40 channels */
  2103. ht_conf->is_ht = conf_is_ht(conf);
  2104. if (ht_conf->is_ht) {
  2105. if (conf_is_ht40_minus(conf)) {
  2106. ht_conf->extension_chan_offset =
  2107. IEEE80211_HT_PARAM_CHA_SEC_BELOW;
  2108. ht_conf->is_40mhz = true;
  2109. } else if (conf_is_ht40_plus(conf)) {
  2110. ht_conf->extension_chan_offset =
  2111. IEEE80211_HT_PARAM_CHA_SEC_ABOVE;
  2112. ht_conf->is_40mhz = true;
  2113. } else {
  2114. ht_conf->extension_chan_offset =
  2115. IEEE80211_HT_PARAM_CHA_SEC_NONE;
  2116. ht_conf->is_40mhz = false;
  2117. }
  2118. } else
  2119. ht_conf->is_40mhz = false;
  2120. /* Default to no protection. Protection mode will later be set
  2121. * from BSS config in iwl_ht_conf */
  2122. ht_conf->ht_protection = IEEE80211_HT_OP_MODE_PROTECTION_NONE;
  2123. /* if we are switching from ht to 2.4 clear flags
  2124. * from any ht related info since 2.4 does not
  2125. * support ht */
  2126. if ((le16_to_cpu(priv->staging_rxon.channel) != ch))
  2127. priv->staging_rxon.flags = 0;
  2128. iwl_set_rxon_channel(priv, conf->channel);
  2129. iwl_set_rxon_ht(priv, ht_conf);
  2130. iwl_set_flags_for_band(priv, conf->channel->band);
  2131. spin_unlock_irqrestore(&priv->lock, flags);
  2132. if (iwl_is_associated(priv) &&
  2133. (le16_to_cpu(priv->active_rxon.channel) != ch) &&
  2134. priv->cfg->ops->lib->set_channel_switch) {
  2135. iwl_set_rate(priv);
  2136. /*
  2137. * at this point, staging_rxon has the
  2138. * configuration for channel switch
  2139. */
  2140. ret = priv->cfg->ops->lib->set_channel_switch(priv,
  2141. ch);
  2142. if (!ret) {
  2143. iwl_print_rx_config_cmd(priv);
  2144. goto out;
  2145. }
  2146. priv->switch_rxon.switch_in_progress = false;
  2147. }
  2148. set_ch_out:
  2149. /* The list of supported rates and rate mask can be different
  2150. * for each band; since the band may have changed, reset
  2151. * the rate mask to what mac80211 lists */
  2152. iwl_set_rate(priv);
  2153. }
  2154. if (changed & (IEEE80211_CONF_CHANGE_PS |
  2155. IEEE80211_CONF_CHANGE_IDLE)) {
  2156. ret = iwl_power_update_mode(priv, false);
  2157. if (ret)
  2158. IWL_DEBUG_MAC80211(priv, "Error setting sleep level\n");
  2159. }
  2160. if (changed & IEEE80211_CONF_CHANGE_POWER) {
  2161. IWL_DEBUG_MAC80211(priv, "TX Power old=%d new=%d\n",
  2162. priv->tx_power_user_lmt, conf->power_level);
  2163. iwl_set_tx_power(priv, conf->power_level, false);
  2164. }
  2165. if (!iwl_is_ready(priv)) {
  2166. IWL_DEBUG_MAC80211(priv, "leave - not ready\n");
  2167. goto out;
  2168. }
  2169. if (scan_active)
  2170. goto out;
  2171. if (memcmp(&priv->active_rxon,
  2172. &priv->staging_rxon, sizeof(priv->staging_rxon)))
  2173. iwlcore_commit_rxon(priv);
  2174. else
  2175. IWL_DEBUG_INFO(priv, "Not re-sending same RXON configuration.\n");
  2176. out:
  2177. IWL_DEBUG_MAC80211(priv, "leave\n");
  2178. mutex_unlock(&priv->mutex);
  2179. return ret;
  2180. }
  2181. EXPORT_SYMBOL(iwl_mac_config);
  2182. void iwl_mac_reset_tsf(struct ieee80211_hw *hw)
  2183. {
  2184. struct iwl_priv *priv = hw->priv;
  2185. unsigned long flags;
  2186. mutex_lock(&priv->mutex);
  2187. IWL_DEBUG_MAC80211(priv, "enter\n");
  2188. spin_lock_irqsave(&priv->lock, flags);
  2189. memset(&priv->current_ht_config, 0, sizeof(struct iwl_ht_config));
  2190. spin_unlock_irqrestore(&priv->lock, flags);
  2191. iwl_reset_qos(priv);
  2192. spin_lock_irqsave(&priv->lock, flags);
  2193. priv->assoc_id = 0;
  2194. priv->assoc_capability = 0;
  2195. priv->assoc_station_added = 0;
  2196. /* new association get rid of ibss beacon skb */
  2197. if (priv->ibss_beacon)
  2198. dev_kfree_skb(priv->ibss_beacon);
  2199. priv->ibss_beacon = NULL;
  2200. priv->beacon_int = priv->vif->bss_conf.beacon_int;
  2201. priv->timestamp = 0;
  2202. if ((priv->iw_mode == NL80211_IFTYPE_STATION))
  2203. priv->beacon_int = 0;
  2204. spin_unlock_irqrestore(&priv->lock, flags);
  2205. if (!iwl_is_ready_rf(priv)) {
  2206. IWL_DEBUG_MAC80211(priv, "leave - not ready\n");
  2207. mutex_unlock(&priv->mutex);
  2208. return;
  2209. }
  2210. /* we are restarting association process
  2211. * clear RXON_FILTER_ASSOC_MSK bit
  2212. */
  2213. if (priv->iw_mode != NL80211_IFTYPE_AP) {
  2214. iwl_scan_cancel_timeout(priv, 100);
  2215. priv->staging_rxon.filter_flags &= ~RXON_FILTER_ASSOC_MSK;
  2216. iwlcore_commit_rxon(priv);
  2217. }
  2218. if (priv->iw_mode != NL80211_IFTYPE_ADHOC) {
  2219. IWL_DEBUG_MAC80211(priv, "leave - not in IBSS\n");
  2220. mutex_unlock(&priv->mutex);
  2221. return;
  2222. }
  2223. iwl_set_rate(priv);
  2224. mutex_unlock(&priv->mutex);
  2225. IWL_DEBUG_MAC80211(priv, "leave\n");
  2226. }
  2227. EXPORT_SYMBOL(iwl_mac_reset_tsf);
  2228. int iwl_alloc_txq_mem(struct iwl_priv *priv)
  2229. {
  2230. if (!priv->txq)
  2231. priv->txq = kzalloc(
  2232. sizeof(struct iwl_tx_queue) * priv->cfg->num_of_queues,
  2233. GFP_KERNEL);
  2234. if (!priv->txq) {
  2235. IWL_ERR(priv, "Not enough memory for txq \n");
  2236. return -ENOMEM;
  2237. }
  2238. return 0;
  2239. }
  2240. EXPORT_SYMBOL(iwl_alloc_txq_mem);
  2241. void iwl_free_txq_mem(struct iwl_priv *priv)
  2242. {
  2243. kfree(priv->txq);
  2244. priv->txq = NULL;
  2245. }
  2246. EXPORT_SYMBOL(iwl_free_txq_mem);
  2247. int iwl_send_wimax_coex(struct iwl_priv *priv)
  2248. {
  2249. struct iwl_wimax_coex_cmd uninitialized_var(coex_cmd);
  2250. if (priv->cfg->support_wimax_coexist) {
  2251. /* UnMask wake up src at associated sleep */
  2252. coex_cmd.flags |= COEX_FLAGS_ASSOC_WA_UNMASK_MSK;
  2253. /* UnMask wake up src at unassociated sleep */
  2254. coex_cmd.flags |= COEX_FLAGS_UNASSOC_WA_UNMASK_MSK;
  2255. memcpy(coex_cmd.sta_prio, cu_priorities,
  2256. sizeof(struct iwl_wimax_coex_event_entry) *
  2257. COEX_NUM_OF_EVENTS);
  2258. /* enabling the coexistence feature */
  2259. coex_cmd.flags |= COEX_FLAGS_COEX_ENABLE_MSK;
  2260. /* enabling the priorities tables */
  2261. coex_cmd.flags |= COEX_FLAGS_STA_TABLE_VALID_MSK;
  2262. } else {
  2263. /* coexistence is disabled */
  2264. memset(&coex_cmd, 0, sizeof(coex_cmd));
  2265. }
  2266. return iwl_send_cmd_pdu(priv, COEX_PRIORITY_TABLE_CMD,
  2267. sizeof(coex_cmd), &coex_cmd);
  2268. }
  2269. EXPORT_SYMBOL(iwl_send_wimax_coex);
  2270. #ifdef CONFIG_IWLWIFI_DEBUGFS
  2271. #define IWL_TRAFFIC_DUMP_SIZE (IWL_TRAFFIC_ENTRY_SIZE * IWL_TRAFFIC_ENTRIES)
  2272. void iwl_reset_traffic_log(struct iwl_priv *priv)
  2273. {
  2274. priv->tx_traffic_idx = 0;
  2275. priv->rx_traffic_idx = 0;
  2276. if (priv->tx_traffic)
  2277. memset(priv->tx_traffic, 0, IWL_TRAFFIC_DUMP_SIZE);
  2278. if (priv->rx_traffic)
  2279. memset(priv->rx_traffic, 0, IWL_TRAFFIC_DUMP_SIZE);
  2280. }
  2281. int iwl_alloc_traffic_mem(struct iwl_priv *priv)
  2282. {
  2283. u32 traffic_size = IWL_TRAFFIC_DUMP_SIZE;
  2284. if (iwl_debug_level & IWL_DL_TX) {
  2285. if (!priv->tx_traffic) {
  2286. priv->tx_traffic =
  2287. kzalloc(traffic_size, GFP_KERNEL);
  2288. if (!priv->tx_traffic)
  2289. return -ENOMEM;
  2290. }
  2291. }
  2292. if (iwl_debug_level & IWL_DL_RX) {
  2293. if (!priv->rx_traffic) {
  2294. priv->rx_traffic =
  2295. kzalloc(traffic_size, GFP_KERNEL);
  2296. if (!priv->rx_traffic)
  2297. return -ENOMEM;
  2298. }
  2299. }
  2300. iwl_reset_traffic_log(priv);
  2301. return 0;
  2302. }
  2303. EXPORT_SYMBOL(iwl_alloc_traffic_mem);
  2304. void iwl_free_traffic_mem(struct iwl_priv *priv)
  2305. {
  2306. kfree(priv->tx_traffic);
  2307. priv->tx_traffic = NULL;
  2308. kfree(priv->rx_traffic);
  2309. priv->rx_traffic = NULL;
  2310. }
  2311. EXPORT_SYMBOL(iwl_free_traffic_mem);
  2312. void iwl_dbg_log_tx_data_frame(struct iwl_priv *priv,
  2313. u16 length, struct ieee80211_hdr *header)
  2314. {
  2315. __le16 fc;
  2316. u16 len;
  2317. if (likely(!(iwl_debug_level & IWL_DL_TX)))
  2318. return;
  2319. if (!priv->tx_traffic)
  2320. return;
  2321. fc = header->frame_control;
  2322. if (ieee80211_is_data(fc)) {
  2323. len = (length > IWL_TRAFFIC_ENTRY_SIZE)
  2324. ? IWL_TRAFFIC_ENTRY_SIZE : length;
  2325. memcpy((priv->tx_traffic +
  2326. (priv->tx_traffic_idx * IWL_TRAFFIC_ENTRY_SIZE)),
  2327. header, len);
  2328. priv->tx_traffic_idx =
  2329. (priv->tx_traffic_idx + 1) % IWL_TRAFFIC_ENTRIES;
  2330. }
  2331. }
  2332. EXPORT_SYMBOL(iwl_dbg_log_tx_data_frame);
  2333. void iwl_dbg_log_rx_data_frame(struct iwl_priv *priv,
  2334. u16 length, struct ieee80211_hdr *header)
  2335. {
  2336. __le16 fc;
  2337. u16 len;
  2338. if (likely(!(iwl_debug_level & IWL_DL_RX)))
  2339. return;
  2340. if (!priv->rx_traffic)
  2341. return;
  2342. fc = header->frame_control;
  2343. if (ieee80211_is_data(fc)) {
  2344. len = (length > IWL_TRAFFIC_ENTRY_SIZE)
  2345. ? IWL_TRAFFIC_ENTRY_SIZE : length;
  2346. memcpy((priv->rx_traffic +
  2347. (priv->rx_traffic_idx * IWL_TRAFFIC_ENTRY_SIZE)),
  2348. header, len);
  2349. priv->rx_traffic_idx =
  2350. (priv->rx_traffic_idx + 1) % IWL_TRAFFIC_ENTRIES;
  2351. }
  2352. }
  2353. EXPORT_SYMBOL(iwl_dbg_log_rx_data_frame);
  2354. const char *get_mgmt_string(int cmd)
  2355. {
  2356. switch (cmd) {
  2357. IWL_CMD(MANAGEMENT_ASSOC_REQ);
  2358. IWL_CMD(MANAGEMENT_ASSOC_RESP);
  2359. IWL_CMD(MANAGEMENT_REASSOC_REQ);
  2360. IWL_CMD(MANAGEMENT_REASSOC_RESP);
  2361. IWL_CMD(MANAGEMENT_PROBE_REQ);
  2362. IWL_CMD(MANAGEMENT_PROBE_RESP);
  2363. IWL_CMD(MANAGEMENT_BEACON);
  2364. IWL_CMD(MANAGEMENT_ATIM);
  2365. IWL_CMD(MANAGEMENT_DISASSOC);
  2366. IWL_CMD(MANAGEMENT_AUTH);
  2367. IWL_CMD(MANAGEMENT_DEAUTH);
  2368. IWL_CMD(MANAGEMENT_ACTION);
  2369. default:
  2370. return "UNKNOWN";
  2371. }
  2372. }
  2373. const char *get_ctrl_string(int cmd)
  2374. {
  2375. switch (cmd) {
  2376. IWL_CMD(CONTROL_BACK_REQ);
  2377. IWL_CMD(CONTROL_BACK);
  2378. IWL_CMD(CONTROL_PSPOLL);
  2379. IWL_CMD(CONTROL_RTS);
  2380. IWL_CMD(CONTROL_CTS);
  2381. IWL_CMD(CONTROL_ACK);
  2382. IWL_CMD(CONTROL_CFEND);
  2383. IWL_CMD(CONTROL_CFENDACK);
  2384. default:
  2385. return "UNKNOWN";
  2386. }
  2387. }
  2388. void iwl_clear_traffic_stats(struct iwl_priv *priv)
  2389. {
  2390. memset(&priv->tx_stats, 0, sizeof(struct traffic_stats));
  2391. memset(&priv->rx_stats, 0, sizeof(struct traffic_stats));
  2392. priv->led_tpt = 0;
  2393. }
  2394. /*
  2395. * if CONFIG_IWLWIFI_DEBUGFS defined, iwl_update_stats function will
  2396. * record all the MGMT, CTRL and DATA pkt for both TX and Rx pass.
  2397. * Use debugFs to display the rx/rx_statistics
  2398. * if CONFIG_IWLWIFI_DEBUGFS not being defined, then no MGMT and CTRL
  2399. * information will be recorded, but DATA pkt still will be recorded
  2400. * for the reason of iwl_led.c need to control the led blinking based on
  2401. * number of tx and rx data.
  2402. *
  2403. */
  2404. void iwl_update_stats(struct iwl_priv *priv, bool is_tx, __le16 fc, u16 len)
  2405. {
  2406. struct traffic_stats *stats;
  2407. if (is_tx)
  2408. stats = &priv->tx_stats;
  2409. else
  2410. stats = &priv->rx_stats;
  2411. if (ieee80211_is_mgmt(fc)) {
  2412. switch (fc & cpu_to_le16(IEEE80211_FCTL_STYPE)) {
  2413. case cpu_to_le16(IEEE80211_STYPE_ASSOC_REQ):
  2414. stats->mgmt[MANAGEMENT_ASSOC_REQ]++;
  2415. break;
  2416. case cpu_to_le16(IEEE80211_STYPE_ASSOC_RESP):
  2417. stats->mgmt[MANAGEMENT_ASSOC_RESP]++;
  2418. break;
  2419. case cpu_to_le16(IEEE80211_STYPE_REASSOC_REQ):
  2420. stats->mgmt[MANAGEMENT_REASSOC_REQ]++;
  2421. break;
  2422. case cpu_to_le16(IEEE80211_STYPE_REASSOC_RESP):
  2423. stats->mgmt[MANAGEMENT_REASSOC_RESP]++;
  2424. break;
  2425. case cpu_to_le16(IEEE80211_STYPE_PROBE_REQ):
  2426. stats->mgmt[MANAGEMENT_PROBE_REQ]++;
  2427. break;
  2428. case cpu_to_le16(IEEE80211_STYPE_PROBE_RESP):
  2429. stats->mgmt[MANAGEMENT_PROBE_RESP]++;
  2430. break;
  2431. case cpu_to_le16(IEEE80211_STYPE_BEACON):
  2432. stats->mgmt[MANAGEMENT_BEACON]++;
  2433. break;
  2434. case cpu_to_le16(IEEE80211_STYPE_ATIM):
  2435. stats->mgmt[MANAGEMENT_ATIM]++;
  2436. break;
  2437. case cpu_to_le16(IEEE80211_STYPE_DISASSOC):
  2438. stats->mgmt[MANAGEMENT_DISASSOC]++;
  2439. break;
  2440. case cpu_to_le16(IEEE80211_STYPE_AUTH):
  2441. stats->mgmt[MANAGEMENT_AUTH]++;
  2442. break;
  2443. case cpu_to_le16(IEEE80211_STYPE_DEAUTH):
  2444. stats->mgmt[MANAGEMENT_DEAUTH]++;
  2445. break;
  2446. case cpu_to_le16(IEEE80211_STYPE_ACTION):
  2447. stats->mgmt[MANAGEMENT_ACTION]++;
  2448. break;
  2449. }
  2450. } else if (ieee80211_is_ctl(fc)) {
  2451. switch (fc & cpu_to_le16(IEEE80211_FCTL_STYPE)) {
  2452. case cpu_to_le16(IEEE80211_STYPE_BACK_REQ):
  2453. stats->ctrl[CONTROL_BACK_REQ]++;
  2454. break;
  2455. case cpu_to_le16(IEEE80211_STYPE_BACK):
  2456. stats->ctrl[CONTROL_BACK]++;
  2457. break;
  2458. case cpu_to_le16(IEEE80211_STYPE_PSPOLL):
  2459. stats->ctrl[CONTROL_PSPOLL]++;
  2460. break;
  2461. case cpu_to_le16(IEEE80211_STYPE_RTS):
  2462. stats->ctrl[CONTROL_RTS]++;
  2463. break;
  2464. case cpu_to_le16(IEEE80211_STYPE_CTS):
  2465. stats->ctrl[CONTROL_CTS]++;
  2466. break;
  2467. case cpu_to_le16(IEEE80211_STYPE_ACK):
  2468. stats->ctrl[CONTROL_ACK]++;
  2469. break;
  2470. case cpu_to_le16(IEEE80211_STYPE_CFEND):
  2471. stats->ctrl[CONTROL_CFEND]++;
  2472. break;
  2473. case cpu_to_le16(IEEE80211_STYPE_CFENDACK):
  2474. stats->ctrl[CONTROL_CFENDACK]++;
  2475. break;
  2476. }
  2477. } else {
  2478. /* data */
  2479. stats->data_cnt++;
  2480. stats->data_bytes += len;
  2481. }
  2482. iwl_leds_background(priv);
  2483. }
  2484. EXPORT_SYMBOL(iwl_update_stats);
  2485. #endif
  2486. const static char *get_csr_string(int cmd)
  2487. {
  2488. switch (cmd) {
  2489. IWL_CMD(CSR_HW_IF_CONFIG_REG);
  2490. IWL_CMD(CSR_INT_COALESCING);
  2491. IWL_CMD(CSR_INT);
  2492. IWL_CMD(CSR_INT_MASK);
  2493. IWL_CMD(CSR_FH_INT_STATUS);
  2494. IWL_CMD(CSR_GPIO_IN);
  2495. IWL_CMD(CSR_RESET);
  2496. IWL_CMD(CSR_GP_CNTRL);
  2497. IWL_CMD(CSR_HW_REV);
  2498. IWL_CMD(CSR_EEPROM_REG);
  2499. IWL_CMD(CSR_EEPROM_GP);
  2500. IWL_CMD(CSR_OTP_GP_REG);
  2501. IWL_CMD(CSR_GIO_REG);
  2502. IWL_CMD(CSR_GP_UCODE_REG);
  2503. IWL_CMD(CSR_GP_DRIVER_REG);
  2504. IWL_CMD(CSR_UCODE_DRV_GP1);
  2505. IWL_CMD(CSR_UCODE_DRV_GP2);
  2506. IWL_CMD(CSR_LED_REG);
  2507. IWL_CMD(CSR_DRAM_INT_TBL_REG);
  2508. IWL_CMD(CSR_GIO_CHICKEN_BITS);
  2509. IWL_CMD(CSR_ANA_PLL_CFG);
  2510. IWL_CMD(CSR_HW_REV_WA_REG);
  2511. IWL_CMD(CSR_DBG_HPET_MEM_REG);
  2512. default:
  2513. return "UNKNOWN";
  2514. }
  2515. }
  2516. void iwl_dump_csr(struct iwl_priv *priv)
  2517. {
  2518. int i;
  2519. u32 csr_tbl[] = {
  2520. CSR_HW_IF_CONFIG_REG,
  2521. CSR_INT_COALESCING,
  2522. CSR_INT,
  2523. CSR_INT_MASK,
  2524. CSR_FH_INT_STATUS,
  2525. CSR_GPIO_IN,
  2526. CSR_RESET,
  2527. CSR_GP_CNTRL,
  2528. CSR_HW_REV,
  2529. CSR_EEPROM_REG,
  2530. CSR_EEPROM_GP,
  2531. CSR_OTP_GP_REG,
  2532. CSR_GIO_REG,
  2533. CSR_GP_UCODE_REG,
  2534. CSR_GP_DRIVER_REG,
  2535. CSR_UCODE_DRV_GP1,
  2536. CSR_UCODE_DRV_GP2,
  2537. CSR_LED_REG,
  2538. CSR_DRAM_INT_TBL_REG,
  2539. CSR_GIO_CHICKEN_BITS,
  2540. CSR_ANA_PLL_CFG,
  2541. CSR_HW_REV_WA_REG,
  2542. CSR_DBG_HPET_MEM_REG
  2543. };
  2544. IWL_ERR(priv, "CSR values:\n");
  2545. IWL_ERR(priv, "(2nd byte of CSR_INT_COALESCING is "
  2546. "CSR_INT_PERIODIC_REG)\n");
  2547. for (i = 0; i < ARRAY_SIZE(csr_tbl); i++) {
  2548. IWL_ERR(priv, " %25s: 0X%08x\n",
  2549. get_csr_string(csr_tbl[i]),
  2550. iwl_read32(priv, csr_tbl[i]));
  2551. }
  2552. }
  2553. EXPORT_SYMBOL(iwl_dump_csr);
  2554. const static char *get_fh_string(int cmd)
  2555. {
  2556. switch (cmd) {
  2557. IWL_CMD(FH_RSCSR_CHNL0_STTS_WPTR_REG);
  2558. IWL_CMD(FH_RSCSR_CHNL0_RBDCB_BASE_REG);
  2559. IWL_CMD(FH_RSCSR_CHNL0_WPTR);
  2560. IWL_CMD(FH_MEM_RCSR_CHNL0_CONFIG_REG);
  2561. IWL_CMD(FH_MEM_RSSR_SHARED_CTRL_REG);
  2562. IWL_CMD(FH_MEM_RSSR_RX_STATUS_REG);
  2563. IWL_CMD(FH_MEM_RSSR_RX_ENABLE_ERR_IRQ2DRV);
  2564. IWL_CMD(FH_TSSR_TX_STATUS_REG);
  2565. IWL_CMD(FH_TSSR_TX_ERROR_REG);
  2566. default:
  2567. return "UNKNOWN";
  2568. }
  2569. }
  2570. int iwl_dump_fh(struct iwl_priv *priv, char **buf, bool display)
  2571. {
  2572. int i;
  2573. #ifdef CONFIG_IWLWIFI_DEBUG
  2574. int pos = 0;
  2575. size_t bufsz = 0;
  2576. #endif
  2577. u32 fh_tbl[] = {
  2578. FH_RSCSR_CHNL0_STTS_WPTR_REG,
  2579. FH_RSCSR_CHNL0_RBDCB_BASE_REG,
  2580. FH_RSCSR_CHNL0_WPTR,
  2581. FH_MEM_RCSR_CHNL0_CONFIG_REG,
  2582. FH_MEM_RSSR_SHARED_CTRL_REG,
  2583. FH_MEM_RSSR_RX_STATUS_REG,
  2584. FH_MEM_RSSR_RX_ENABLE_ERR_IRQ2DRV,
  2585. FH_TSSR_TX_STATUS_REG,
  2586. FH_TSSR_TX_ERROR_REG
  2587. };
  2588. #ifdef CONFIG_IWLWIFI_DEBUG
  2589. if (display) {
  2590. bufsz = ARRAY_SIZE(fh_tbl) * 48 + 40;
  2591. *buf = kmalloc(bufsz, GFP_KERNEL);
  2592. if (!*buf)
  2593. return -ENOMEM;
  2594. pos += scnprintf(*buf + pos, bufsz - pos,
  2595. "FH register values:\n");
  2596. for (i = 0; i < ARRAY_SIZE(fh_tbl); i++) {
  2597. pos += scnprintf(*buf + pos, bufsz - pos,
  2598. " %34s: 0X%08x\n",
  2599. get_fh_string(fh_tbl[i]),
  2600. iwl_read_direct32(priv, fh_tbl[i]));
  2601. }
  2602. return pos;
  2603. }
  2604. #endif
  2605. IWL_ERR(priv, "FH register values:\n");
  2606. for (i = 0; i < ARRAY_SIZE(fh_tbl); i++) {
  2607. IWL_ERR(priv, " %34s: 0X%08x\n",
  2608. get_fh_string(fh_tbl[i]),
  2609. iwl_read_direct32(priv, fh_tbl[i]));
  2610. }
  2611. return 0;
  2612. }
  2613. EXPORT_SYMBOL(iwl_dump_fh);
  2614. static void iwl_force_rf_reset(struct iwl_priv *priv)
  2615. {
  2616. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  2617. return;
  2618. if (!iwl_is_associated(priv)) {
  2619. IWL_DEBUG_SCAN(priv, "force reset rejected: not associated\n");
  2620. return;
  2621. }
  2622. /*
  2623. * There is no easy and better way to force reset the radio,
  2624. * the only known method is switching channel which will force to
  2625. * reset and tune the radio.
  2626. * Use internal short scan (single channel) operation to should
  2627. * achieve this objective.
  2628. * Driver should reset the radio when number of consecutive missed
  2629. * beacon, or any other uCode error condition detected.
  2630. */
  2631. IWL_DEBUG_INFO(priv, "perform radio reset.\n");
  2632. iwl_internal_short_hw_scan(priv);
  2633. return;
  2634. }
  2635. int iwl_force_reset(struct iwl_priv *priv, int mode)
  2636. {
  2637. struct iwl_force_reset *force_reset;
  2638. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  2639. return -EINVAL;
  2640. if (mode >= IWL_MAX_FORCE_RESET) {
  2641. IWL_DEBUG_INFO(priv, "invalid reset request.\n");
  2642. return -EINVAL;
  2643. }
  2644. force_reset = &priv->force_reset[mode];
  2645. force_reset->reset_request_count++;
  2646. if (force_reset->last_force_reset_jiffies &&
  2647. time_after(force_reset->last_force_reset_jiffies +
  2648. force_reset->reset_duration, jiffies)) {
  2649. IWL_DEBUG_INFO(priv, "force reset rejected\n");
  2650. force_reset->reset_reject_count++;
  2651. return -EAGAIN;
  2652. }
  2653. force_reset->reset_success_count++;
  2654. force_reset->last_force_reset_jiffies = jiffies;
  2655. IWL_DEBUG_INFO(priv, "perform force reset (%d)\n", mode);
  2656. switch (mode) {
  2657. case IWL_RF_RESET:
  2658. iwl_force_rf_reset(priv);
  2659. break;
  2660. case IWL_FW_RESET:
  2661. IWL_ERR(priv, "On demand firmware reload\n");
  2662. /* Set the FW error flag -- cleared on iwl_down */
  2663. set_bit(STATUS_FW_ERROR, &priv->status);
  2664. wake_up_interruptible(&priv->wait_command_queue);
  2665. /*
  2666. * Keep the restart process from trying to send host
  2667. * commands by clearing the INIT status bit
  2668. */
  2669. clear_bit(STATUS_READY, &priv->status);
  2670. queue_work(priv->workqueue, &priv->restart);
  2671. break;
  2672. }
  2673. return 0;
  2674. }
  2675. #ifdef CONFIG_PM
  2676. int iwl_pci_suspend(struct pci_dev *pdev, pm_message_t state)
  2677. {
  2678. struct iwl_priv *priv = pci_get_drvdata(pdev);
  2679. /*
  2680. * This function is called when system goes into suspend state
  2681. * mac80211 will call iwl_mac_stop() from the mac80211 suspend function
  2682. * first but since iwl_mac_stop() has no knowledge of who the caller is,
  2683. * it will not call apm_ops.stop() to stop the DMA operation.
  2684. * Calling apm_ops.stop here to make sure we stop the DMA.
  2685. */
  2686. priv->cfg->ops->lib->apm_ops.stop(priv);
  2687. pci_save_state(pdev);
  2688. pci_disable_device(pdev);
  2689. pci_set_power_state(pdev, PCI_D3hot);
  2690. return 0;
  2691. }
  2692. EXPORT_SYMBOL(iwl_pci_suspend);
  2693. int iwl_pci_resume(struct pci_dev *pdev)
  2694. {
  2695. struct iwl_priv *priv = pci_get_drvdata(pdev);
  2696. int ret;
  2697. pci_set_power_state(pdev, PCI_D0);
  2698. ret = pci_enable_device(pdev);
  2699. if (ret)
  2700. return ret;
  2701. pci_restore_state(pdev);
  2702. iwl_enable_interrupts(priv);
  2703. return 0;
  2704. }
  2705. EXPORT_SYMBOL(iwl_pci_resume);
  2706. #endif /* CONFIG_PM */