cciss.h 7.4 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309
  1. #ifndef CCISS_H
  2. #define CCISS_H
  3. #include <linux/genhd.h>
  4. #include <linux/mutex.h>
  5. #include "cciss_cmd.h"
  6. #define NWD_SHIFT 4
  7. #define MAX_PART (1 << NWD_SHIFT)
  8. #define IO_OK 0
  9. #define IO_ERROR 1
  10. #define IO_NEEDS_RETRY 3
  11. #define VENDOR_LEN 8
  12. #define MODEL_LEN 16
  13. #define REV_LEN 4
  14. struct ctlr_info;
  15. typedef struct ctlr_info ctlr_info_t;
  16. struct access_method {
  17. void (*submit_command)(ctlr_info_t *h, CommandList_struct *c);
  18. void (*set_intr_mask)(ctlr_info_t *h, unsigned long val);
  19. unsigned long (*fifo_full)(ctlr_info_t *h);
  20. unsigned long (*intr_pending)(ctlr_info_t *h);
  21. unsigned long (*command_completed)(ctlr_info_t *h);
  22. };
  23. typedef struct _drive_info_struct
  24. {
  25. unsigned char LunID[8];
  26. int usage_count;
  27. struct request_queue *queue;
  28. sector_t nr_blocks;
  29. int block_size;
  30. int heads;
  31. int sectors;
  32. int cylinders;
  33. int raid_level; /* set to -1 to indicate that
  34. * the drive is not in use/configured
  35. */
  36. int busy_configuring; /* This is set when a drive is being removed
  37. * to prevent it from being opened or it's
  38. * queue from being started.
  39. */
  40. struct device dev;
  41. __u8 serial_no[16]; /* from inquiry page 0x83,
  42. * not necc. null terminated.
  43. */
  44. char vendor[VENDOR_LEN + 1]; /* SCSI vendor string */
  45. char model[MODEL_LEN + 1]; /* SCSI model string */
  46. char rev[REV_LEN + 1]; /* SCSI revision string */
  47. char device_initialized; /* indicates whether dev is initialized */
  48. } drive_info_struct;
  49. struct ctlr_info
  50. {
  51. int ctlr;
  52. char devname[8];
  53. char *product_name;
  54. char firm_ver[4]; /* Firmware version */
  55. struct pci_dev *pdev;
  56. __u32 board_id;
  57. void __iomem *vaddr;
  58. unsigned long paddr;
  59. int nr_cmds; /* Number of commands allowed on this controller */
  60. CfgTable_struct __iomem *cfgtable;
  61. int interrupts_enabled;
  62. int major;
  63. int max_commands;
  64. int commands_outstanding;
  65. int max_outstanding; /* Debug */
  66. int num_luns;
  67. int highest_lun;
  68. int usage_count; /* number of opens all all minor devices */
  69. /* Need space for temp sg list
  70. * number of scatter/gathers supported
  71. * number of scatter/gathers in chained block
  72. */
  73. struct scatterlist **scatter_list;
  74. int maxsgentries;
  75. int chainsize;
  76. int max_cmd_sgentries;
  77. SGDescriptor_struct **cmd_sg_list;
  78. # define DOORBELL_INT 0
  79. # define PERF_MODE_INT 1
  80. # define SIMPLE_MODE_INT 2
  81. # define MEMQ_MODE_INT 3
  82. unsigned int intr[4];
  83. unsigned int msix_vector;
  84. unsigned int msi_vector;
  85. int cciss_max_sectors;
  86. BYTE cciss_read;
  87. BYTE cciss_write;
  88. BYTE cciss_read_capacity;
  89. /* information about each logical volume */
  90. drive_info_struct *drv[CISS_MAX_LUN];
  91. struct access_method access;
  92. /* queue and queue Info */
  93. struct hlist_head reqQ;
  94. struct hlist_head cmpQ;
  95. unsigned int Qdepth;
  96. unsigned int maxQsinceinit;
  97. unsigned int maxSG;
  98. spinlock_t lock;
  99. /* pointers to command and error info pool */
  100. CommandList_struct *cmd_pool;
  101. dma_addr_t cmd_pool_dhandle;
  102. ErrorInfo_struct *errinfo_pool;
  103. dma_addr_t errinfo_pool_dhandle;
  104. unsigned long *cmd_pool_bits;
  105. int nr_allocs;
  106. int nr_frees;
  107. int busy_configuring;
  108. int busy_initializing;
  109. int busy_scanning;
  110. struct mutex busy_shutting_down;
  111. /* This element holds the zero based queue number of the last
  112. * queue to be started. It is used for fairness.
  113. */
  114. int next_to_run;
  115. /* Disk structures we need to pass back */
  116. struct gendisk *gendisk[CISS_MAX_LUN];
  117. #ifdef CONFIG_CISS_SCSI_TAPE
  118. struct cciss_scsi_adapter_data_t *scsi_ctlr;
  119. #endif
  120. unsigned char alive;
  121. struct list_head scan_list;
  122. struct completion scan_wait;
  123. struct device dev;
  124. };
  125. /* Defining the diffent access_menthods */
  126. /*
  127. * Memory mapped FIFO interface (SMART 53xx cards)
  128. */
  129. #define SA5_DOORBELL 0x20
  130. #define SA5_REQUEST_PORT_OFFSET 0x40
  131. #define SA5_REPLY_INTR_MASK_OFFSET 0x34
  132. #define SA5_REPLY_PORT_OFFSET 0x44
  133. #define SA5_INTR_STATUS 0x30
  134. #define SA5_SCRATCHPAD_OFFSET 0xB0
  135. #define SA5_CTCFG_OFFSET 0xB4
  136. #define SA5_CTMEM_OFFSET 0xB8
  137. #define SA5_INTR_OFF 0x08
  138. #define SA5B_INTR_OFF 0x04
  139. #define SA5_INTR_PENDING 0x08
  140. #define SA5B_INTR_PENDING 0x04
  141. #define FIFO_EMPTY 0xffffffff
  142. #define CCISS_FIRMWARE_READY 0xffff0000 /* value in scratchpad register */
  143. #define CISS_ERROR_BIT 0x02
  144. #define CCISS_INTR_ON 1
  145. #define CCISS_INTR_OFF 0
  146. /*
  147. Send the command to the hardware
  148. */
  149. static void SA5_submit_command( ctlr_info_t *h, CommandList_struct *c)
  150. {
  151. #ifdef CCISS_DEBUG
  152. printk("Sending %x - down to controller\n", c->busaddr );
  153. #endif /* CCISS_DEBUG */
  154. writel(c->busaddr, h->vaddr + SA5_REQUEST_PORT_OFFSET);
  155. h->commands_outstanding++;
  156. if ( h->commands_outstanding > h->max_outstanding)
  157. h->max_outstanding = h->commands_outstanding;
  158. }
  159. /*
  160. * This card is the opposite of the other cards.
  161. * 0 turns interrupts on...
  162. * 0x08 turns them off...
  163. */
  164. static void SA5_intr_mask(ctlr_info_t *h, unsigned long val)
  165. {
  166. if (val)
  167. { /* Turn interrupts on */
  168. h->interrupts_enabled = 1;
  169. writel(0, h->vaddr + SA5_REPLY_INTR_MASK_OFFSET);
  170. } else /* Turn them off */
  171. {
  172. h->interrupts_enabled = 0;
  173. writel( SA5_INTR_OFF,
  174. h->vaddr + SA5_REPLY_INTR_MASK_OFFSET);
  175. }
  176. }
  177. /*
  178. * This card is the opposite of the other cards.
  179. * 0 turns interrupts on...
  180. * 0x04 turns them off...
  181. */
  182. static void SA5B_intr_mask(ctlr_info_t *h, unsigned long val)
  183. {
  184. if (val)
  185. { /* Turn interrupts on */
  186. h->interrupts_enabled = 1;
  187. writel(0, h->vaddr + SA5_REPLY_INTR_MASK_OFFSET);
  188. } else /* Turn them off */
  189. {
  190. h->interrupts_enabled = 0;
  191. writel( SA5B_INTR_OFF,
  192. h->vaddr + SA5_REPLY_INTR_MASK_OFFSET);
  193. }
  194. }
  195. /*
  196. * Returns true if fifo is full.
  197. *
  198. */
  199. static unsigned long SA5_fifo_full(ctlr_info_t *h)
  200. {
  201. if( h->commands_outstanding >= h->max_commands)
  202. return(1);
  203. else
  204. return(0);
  205. }
  206. /*
  207. * returns value read from hardware.
  208. * returns FIFO_EMPTY if there is nothing to read
  209. */
  210. static unsigned long SA5_completed(ctlr_info_t *h)
  211. {
  212. unsigned long register_value
  213. = readl(h->vaddr + SA5_REPLY_PORT_OFFSET);
  214. if(register_value != FIFO_EMPTY)
  215. {
  216. h->commands_outstanding--;
  217. #ifdef CCISS_DEBUG
  218. printk("cciss: Read %lx back from board\n", register_value);
  219. #endif /* CCISS_DEBUG */
  220. }
  221. #ifdef CCISS_DEBUG
  222. else
  223. {
  224. printk("cciss: FIFO Empty read\n");
  225. }
  226. #endif
  227. return ( register_value);
  228. }
  229. /*
  230. * Returns true if an interrupt is pending..
  231. */
  232. static unsigned long SA5_intr_pending(ctlr_info_t *h)
  233. {
  234. unsigned long register_value =
  235. readl(h->vaddr + SA5_INTR_STATUS);
  236. #ifdef CCISS_DEBUG
  237. printk("cciss: intr_pending %lx\n", register_value);
  238. #endif /* CCISS_DEBUG */
  239. if( register_value & SA5_INTR_PENDING)
  240. return 1;
  241. return 0 ;
  242. }
  243. /*
  244. * Returns true if an interrupt is pending..
  245. */
  246. static unsigned long SA5B_intr_pending(ctlr_info_t *h)
  247. {
  248. unsigned long register_value =
  249. readl(h->vaddr + SA5_INTR_STATUS);
  250. #ifdef CCISS_DEBUG
  251. printk("cciss: intr_pending %lx\n", register_value);
  252. #endif /* CCISS_DEBUG */
  253. if( register_value & SA5B_INTR_PENDING)
  254. return 1;
  255. return 0 ;
  256. }
  257. static struct access_method SA5_access = {
  258. SA5_submit_command,
  259. SA5_intr_mask,
  260. SA5_fifo_full,
  261. SA5_intr_pending,
  262. SA5_completed,
  263. };
  264. static struct access_method SA5B_access = {
  265. SA5_submit_command,
  266. SA5B_intr_mask,
  267. SA5_fifo_full,
  268. SA5B_intr_pending,
  269. SA5_completed,
  270. };
  271. struct board_type {
  272. __u32 board_id;
  273. char *product_name;
  274. struct access_method *access;
  275. int nr_cmds; /* Max cmds this kind of ctlr can handle. */
  276. };
  277. #define CCISS_LOCK(i) (&hba[i]->lock)
  278. #endif /* CCISS_H */