iwl-agn.c 111 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182838485868788899091929394959697989910010110210310410510610710810911011111211311411511611711811912012112212312412512612712812913013113213313413513613713813914014114214314414514614714814915015115215315415515615715815916016116216316416516616716816917017117217317417517617717817918018118218318418518618718818919019119219319419519619719819920020120220320420520620720820921021121221321421521621721821922022122222322422522622722822923023123223323423523623723823924024124224324424524624724824925025125225325425525625725825926026126226326426526626726826927027127227327427527627727827928028128228328428528628728828929029129229329429529629729829930030130230330430530630730830931031131231331431531631731831932032132232332432532632732832933033133233333433533633733833934034134234334434534634734834935035135235335435535635735835936036136236336436536636736836937037137237337437537637737837938038138238338438538638738838939039139239339439539639739839940040140240340440540640740840941041141241341441541641741841942042142242342442542642742842943043143243343443543643743843944044144244344444544644744844945045145245345445545645745845946046146246346446546646746846947047147247347447547647747847948048148248348448548648748848949049149249349449549649749849950050150250350450550650750850951051151251351451551651751851952052152252352452552652752852953053153253353453553653753853954054154254354454554654754854955055155255355455555655755855956056156256356456556656756856957057157257357457557657757857958058158258358458558658758858959059159259359459559659759859960060160260360460560660760860961061161261361461561661761861962062162262362462562662762862963063163263363463563663763863964064164264364464564664764864965065165265365465565665765865966066166266366466566666766866967067167267367467567667767867968068168268368468568668768868969069169269369469569669769869970070170270370470570670770870971071171271371471571671771871972072172272372472572672772872973073173273373473573673773873974074174274374474574674774874975075175275375475575675775875976076176276376476576676776876977077177277377477577677777877978078178278378478578678778878979079179279379479579679779879980080180280380480580680780880981081181281381481581681781881982082182282382482582682782882983083183283383483583683783883984084184284384484584684784884985085185285385485585685785885986086186286386486586686786886987087187287387487587687787887988088188288388488588688788888989089189289389489589689789889990090190290390490590690790890991091191291391491591691791891992092192292392492592692792892993093193293393493593693793893994094194294394494594694794894995095195295395495595695795895996096196296396496596696796896997097197297397497597697797897998098198298398498598698798898999099199299399499599699799899910001001100210031004100510061007100810091010101110121013101410151016101710181019102010211022102310241025102610271028102910301031103210331034103510361037103810391040104110421043104410451046104710481049105010511052105310541055105610571058105910601061106210631064106510661067106810691070107110721073107410751076107710781079108010811082108310841085108610871088108910901091109210931094109510961097109810991100110111021103110411051106110711081109111011111112111311141115111611171118111911201121112211231124112511261127112811291130113111321133113411351136113711381139114011411142114311441145114611471148114911501151115211531154115511561157115811591160116111621163116411651166116711681169117011711172117311741175117611771178117911801181118211831184118511861187118811891190119111921193119411951196119711981199120012011202120312041205120612071208120912101211121212131214121512161217121812191220122112221223122412251226122712281229123012311232123312341235123612371238123912401241124212431244124512461247124812491250125112521253125412551256125712581259126012611262126312641265126612671268126912701271127212731274127512761277127812791280128112821283128412851286128712881289129012911292129312941295129612971298129913001301130213031304130513061307130813091310131113121313131413151316131713181319132013211322132313241325132613271328132913301331133213331334133513361337133813391340134113421343134413451346134713481349135013511352135313541355135613571358135913601361136213631364136513661367136813691370137113721373137413751376137713781379138013811382138313841385138613871388138913901391139213931394139513961397139813991400140114021403140414051406140714081409141014111412141314141415141614171418141914201421142214231424142514261427142814291430143114321433143414351436143714381439144014411442144314441445144614471448144914501451145214531454145514561457145814591460146114621463146414651466146714681469147014711472147314741475147614771478147914801481148214831484148514861487148814891490149114921493149414951496149714981499150015011502150315041505150615071508150915101511151215131514151515161517151815191520152115221523152415251526152715281529153015311532153315341535153615371538153915401541154215431544154515461547154815491550155115521553155415551556155715581559156015611562156315641565156615671568156915701571157215731574157515761577157815791580158115821583158415851586158715881589159015911592159315941595159615971598159916001601160216031604160516061607160816091610161116121613161416151616161716181619162016211622162316241625162616271628162916301631163216331634163516361637163816391640164116421643164416451646164716481649165016511652165316541655165616571658165916601661166216631664166516661667166816691670167116721673167416751676167716781679168016811682168316841685168616871688168916901691169216931694169516961697169816991700170117021703170417051706170717081709171017111712171317141715171617171718171917201721172217231724172517261727172817291730173117321733173417351736173717381739174017411742174317441745174617471748174917501751175217531754175517561757175817591760176117621763176417651766176717681769177017711772177317741775177617771778177917801781178217831784178517861787178817891790179117921793179417951796179717981799180018011802180318041805180618071808180918101811181218131814181518161817181818191820182118221823182418251826182718281829183018311832183318341835183618371838183918401841184218431844184518461847184818491850185118521853185418551856185718581859186018611862186318641865186618671868186918701871187218731874187518761877187818791880188118821883188418851886188718881889189018911892189318941895189618971898189919001901190219031904190519061907190819091910191119121913191419151916191719181919192019211922192319241925192619271928192919301931193219331934193519361937193819391940194119421943194419451946194719481949195019511952195319541955195619571958195919601961196219631964196519661967196819691970197119721973197419751976197719781979198019811982198319841985198619871988198919901991199219931994199519961997199819992000200120022003200420052006200720082009201020112012201320142015201620172018201920202021202220232024202520262027202820292030203120322033203420352036203720382039204020412042204320442045204620472048204920502051205220532054205520562057205820592060206120622063206420652066206720682069207020712072207320742075207620772078207920802081208220832084208520862087208820892090209120922093209420952096209720982099210021012102210321042105210621072108210921102111211221132114211521162117211821192120212121222123212421252126212721282129213021312132213321342135213621372138213921402141214221432144214521462147214821492150215121522153215421552156215721582159216021612162216321642165216621672168216921702171217221732174217521762177217821792180218121822183218421852186218721882189219021912192219321942195219621972198219922002201220222032204220522062207220822092210221122122213221422152216221722182219222022212222222322242225222622272228222922302231223222332234223522362237223822392240224122422243224422452246224722482249225022512252225322542255225622572258225922602261226222632264226522662267226822692270227122722273227422752276227722782279228022812282228322842285228622872288228922902291229222932294229522962297229822992300230123022303230423052306230723082309231023112312231323142315231623172318231923202321232223232324232523262327232823292330233123322333233423352336233723382339234023412342234323442345234623472348234923502351235223532354235523562357235823592360236123622363236423652366236723682369237023712372237323742375237623772378237923802381238223832384238523862387238823892390239123922393239423952396239723982399240024012402240324042405240624072408240924102411241224132414241524162417241824192420242124222423242424252426242724282429243024312432243324342435243624372438243924402441244224432444244524462447244824492450245124522453245424552456245724582459246024612462246324642465246624672468246924702471247224732474247524762477247824792480248124822483248424852486248724882489249024912492249324942495249624972498249925002501250225032504250525062507250825092510251125122513251425152516251725182519252025212522252325242525252625272528252925302531253225332534253525362537253825392540254125422543254425452546254725482549255025512552255325542555255625572558255925602561256225632564256525662567256825692570257125722573257425752576257725782579258025812582258325842585258625872588258925902591259225932594259525962597259825992600260126022603260426052606260726082609261026112612261326142615261626172618261926202621262226232624262526262627262826292630263126322633263426352636263726382639264026412642264326442645264626472648264926502651265226532654265526562657265826592660266126622663266426652666266726682669267026712672267326742675267626772678267926802681268226832684268526862687268826892690269126922693269426952696269726982699270027012702270327042705270627072708270927102711271227132714271527162717271827192720272127222723272427252726272727282729273027312732273327342735273627372738273927402741274227432744274527462747274827492750275127522753275427552756275727582759276027612762276327642765276627672768276927702771277227732774277527762777277827792780278127822783278427852786278727882789279027912792279327942795279627972798279928002801280228032804280528062807280828092810281128122813281428152816281728182819282028212822282328242825282628272828282928302831283228332834283528362837283828392840284128422843284428452846284728482849285028512852285328542855285628572858285928602861286228632864286528662867286828692870287128722873287428752876287728782879288028812882288328842885288628872888288928902891289228932894289528962897289828992900290129022903290429052906290729082909291029112912291329142915291629172918291929202921292229232924292529262927292829292930293129322933293429352936293729382939294029412942294329442945294629472948294929502951295229532954295529562957295829592960296129622963296429652966296729682969297029712972297329742975297629772978297929802981298229832984298529862987298829892990299129922993299429952996299729982999300030013002300330043005300630073008300930103011301230133014301530163017301830193020302130223023302430253026302730283029303030313032303330343035303630373038303930403041304230433044304530463047304830493050305130523053305430553056305730583059306030613062306330643065306630673068306930703071307230733074307530763077307830793080308130823083308430853086308730883089309030913092309330943095309630973098309931003101310231033104310531063107310831093110311131123113311431153116311731183119312031213122312331243125312631273128312931303131313231333134313531363137313831393140314131423143314431453146314731483149315031513152315331543155315631573158315931603161316231633164316531663167316831693170317131723173317431753176317731783179318031813182318331843185318631873188318931903191319231933194319531963197319831993200320132023203320432053206320732083209321032113212321332143215321632173218321932203221322232233224322532263227322832293230323132323233323432353236323732383239324032413242324332443245324632473248324932503251325232533254325532563257325832593260326132623263326432653266326732683269327032713272327332743275327632773278327932803281328232833284328532863287328832893290329132923293329432953296329732983299330033013302330333043305330633073308330933103311331233133314331533163317331833193320332133223323332433253326332733283329333033313332333333343335333633373338333933403341334233433344334533463347334833493350335133523353335433553356335733583359336033613362336333643365336633673368336933703371337233733374337533763377337833793380338133823383338433853386338733883389339033913392339333943395339633973398339934003401340234033404340534063407340834093410341134123413341434153416341734183419342034213422342334243425342634273428342934303431343234333434343534363437343834393440344134423443344434453446344734483449345034513452345334543455345634573458345934603461346234633464346534663467346834693470347134723473347434753476347734783479348034813482348334843485348634873488348934903491349234933494349534963497349834993500350135023503350435053506350735083509351035113512351335143515351635173518351935203521352235233524352535263527352835293530353135323533353435353536353735383539354035413542354335443545354635473548354935503551355235533554355535563557355835593560356135623563356435653566356735683569357035713572357335743575357635773578357935803581358235833584358535863587358835893590359135923593359435953596359735983599360036013602360336043605360636073608360936103611361236133614361536163617361836193620362136223623362436253626362736283629363036313632363336343635363636373638363936403641364236433644364536463647364836493650365136523653365436553656365736583659366036613662366336643665366636673668366936703671367236733674367536763677367836793680368136823683368436853686368736883689369036913692369336943695369636973698369937003701370237033704370537063707370837093710371137123713371437153716371737183719372037213722372337243725372637273728372937303731373237333734373537363737373837393740374137423743374437453746374737483749375037513752375337543755375637573758375937603761376237633764376537663767376837693770377137723773377437753776377737783779378037813782378337843785378637873788378937903791379237933794379537963797379837993800380138023803380438053806380738083809381038113812381338143815381638173818381938203821382238233824382538263827382838293830383138323833383438353836383738383839384038413842384338443845384638473848384938503851385238533854385538563857385838593860386138623863386438653866386738683869387038713872387338743875387638773878387938803881388238833884388538863887388838893890389138923893389438953896389738983899390039013902390339043905390639073908390939103911391239133914391539163917391839193920392139223923392439253926392739283929393039313932393339343935393639373938393939403941394239433944394539463947394839493950395139523953
  1. /******************************************************************************
  2. *
  3. * Copyright(c) 2003 - 2010 Intel Corporation. All rights reserved.
  4. *
  5. * Portions of this file are derived from the ipw3945 project, as well
  6. * as portions of the ieee80211 subsystem header files.
  7. *
  8. * This program is free software; you can redistribute it and/or modify it
  9. * under the terms of version 2 of the GNU General Public License as
  10. * published by the Free Software Foundation.
  11. *
  12. * This program is distributed in the hope that it will be useful, but WITHOUT
  13. * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
  14. * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
  15. * more details.
  16. *
  17. * You should have received a copy of the GNU General Public License along with
  18. * this program; if not, write to the Free Software Foundation, Inc.,
  19. * 51 Franklin Street, Fifth Floor, Boston, MA 02110, USA
  20. *
  21. * The full GNU General Public License is included in this distribution in the
  22. * file called LICENSE.
  23. *
  24. * Contact Information:
  25. * Intel Linux Wireless <ilw@linux.intel.com>
  26. * Intel Corporation, 5200 N.E. Elam Young Parkway, Hillsboro, OR 97124-6497
  27. *
  28. *****************************************************************************/
  29. #include <linux/kernel.h>
  30. #include <linux/module.h>
  31. #include <linux/init.h>
  32. #include <linux/pci.h>
  33. #include <linux/slab.h>
  34. #include <linux/dma-mapping.h>
  35. #include <linux/delay.h>
  36. #include <linux/sched.h>
  37. #include <linux/skbuff.h>
  38. #include <linux/netdevice.h>
  39. #include <linux/wireless.h>
  40. #include <linux/firmware.h>
  41. #include <linux/etherdevice.h>
  42. #include <linux/if_arp.h>
  43. #include <net/mac80211.h>
  44. #include <asm/div64.h>
  45. #define DRV_NAME "iwlagn"
  46. #include "iwl-eeprom.h"
  47. #include "iwl-dev.h"
  48. #include "iwl-core.h"
  49. #include "iwl-io.h"
  50. #include "iwl-helpers.h"
  51. #include "iwl-sta.h"
  52. #include "iwl-calib.h"
  53. /******************************************************************************
  54. *
  55. * module boiler plate
  56. *
  57. ******************************************************************************/
  58. /*
  59. * module name, copyright, version, etc.
  60. */
  61. #define DRV_DESCRIPTION "Intel(R) Wireless WiFi Link AGN driver for Linux"
  62. #ifdef CONFIG_IWLWIFI_DEBUG
  63. #define VD "d"
  64. #else
  65. #define VD
  66. #endif
  67. #define DRV_VERSION IWLWIFI_VERSION VD
  68. MODULE_DESCRIPTION(DRV_DESCRIPTION);
  69. MODULE_VERSION(DRV_VERSION);
  70. MODULE_AUTHOR(DRV_COPYRIGHT " " DRV_AUTHOR);
  71. MODULE_LICENSE("GPL");
  72. MODULE_ALIAS("iwl4965");
  73. /*************** STATION TABLE MANAGEMENT ****
  74. * mac80211 should be examined to determine if sta_info is duplicating
  75. * the functionality provided here
  76. */
  77. /**************************************************************/
  78. /**
  79. * iwl_commit_rxon - commit staging_rxon to hardware
  80. *
  81. * The RXON command in staging_rxon is committed to the hardware and
  82. * the active_rxon structure is updated with the new data. This
  83. * function correctly transitions out of the RXON_ASSOC_MSK state if
  84. * a HW tune is required based on the RXON structure changes.
  85. */
  86. int iwl_commit_rxon(struct iwl_priv *priv)
  87. {
  88. /* cast away the const for active_rxon in this function */
  89. struct iwl_rxon_cmd *active_rxon = (void *)&priv->active_rxon;
  90. int ret;
  91. bool new_assoc =
  92. !!(priv->staging_rxon.filter_flags & RXON_FILTER_ASSOC_MSK);
  93. if (!iwl_is_alive(priv))
  94. return -EBUSY;
  95. /* always get timestamp with Rx frame */
  96. priv->staging_rxon.flags |= RXON_FLG_TSF2HOST_MSK;
  97. ret = iwl_check_rxon_cmd(priv);
  98. if (ret) {
  99. IWL_ERR(priv, "Invalid RXON configuration. Not committing.\n");
  100. return -EINVAL;
  101. }
  102. /*
  103. * receive commit_rxon request
  104. * abort any previous channel switch if still in process
  105. */
  106. if (priv->switch_rxon.switch_in_progress &&
  107. (priv->switch_rxon.channel != priv->staging_rxon.channel)) {
  108. IWL_DEBUG_11H(priv, "abort channel switch on %d\n",
  109. le16_to_cpu(priv->switch_rxon.channel));
  110. priv->switch_rxon.switch_in_progress = false;
  111. }
  112. /* If we don't need to send a full RXON, we can use
  113. * iwl_rxon_assoc_cmd which is used to reconfigure filter
  114. * and other flags for the current radio configuration. */
  115. if (!iwl_full_rxon_required(priv)) {
  116. ret = iwl_send_rxon_assoc(priv);
  117. if (ret) {
  118. IWL_ERR(priv, "Error setting RXON_ASSOC (%d)\n", ret);
  119. return ret;
  120. }
  121. memcpy(active_rxon, &priv->staging_rxon, sizeof(*active_rxon));
  122. iwl_print_rx_config_cmd(priv);
  123. return 0;
  124. }
  125. /* station table will be cleared */
  126. priv->assoc_station_added = 0;
  127. /* If we are currently associated and the new config requires
  128. * an RXON_ASSOC and the new config wants the associated mask enabled,
  129. * we must clear the associated from the active configuration
  130. * before we apply the new config */
  131. if (iwl_is_associated(priv) && new_assoc) {
  132. IWL_DEBUG_INFO(priv, "Toggling associated bit on current RXON\n");
  133. active_rxon->filter_flags &= ~RXON_FILTER_ASSOC_MSK;
  134. ret = iwl_send_cmd_pdu(priv, REPLY_RXON,
  135. sizeof(struct iwl_rxon_cmd),
  136. &priv->active_rxon);
  137. /* If the mask clearing failed then we set
  138. * active_rxon back to what it was previously */
  139. if (ret) {
  140. active_rxon->filter_flags |= RXON_FILTER_ASSOC_MSK;
  141. IWL_ERR(priv, "Error clearing ASSOC_MSK (%d)\n", ret);
  142. return ret;
  143. }
  144. }
  145. IWL_DEBUG_INFO(priv, "Sending RXON\n"
  146. "* with%s RXON_FILTER_ASSOC_MSK\n"
  147. "* channel = %d\n"
  148. "* bssid = %pM\n",
  149. (new_assoc ? "" : "out"),
  150. le16_to_cpu(priv->staging_rxon.channel),
  151. priv->staging_rxon.bssid_addr);
  152. iwl_set_rxon_hwcrypto(priv, !priv->cfg->mod_params->sw_crypto);
  153. /* Apply the new configuration
  154. * RXON unassoc clears the station table in uCode, send it before
  155. * we add the bcast station. If assoc bit is set, we will send RXON
  156. * after having added the bcast and bssid station.
  157. */
  158. if (!new_assoc) {
  159. ret = iwl_send_cmd_pdu(priv, REPLY_RXON,
  160. sizeof(struct iwl_rxon_cmd), &priv->staging_rxon);
  161. if (ret) {
  162. IWL_ERR(priv, "Error setting new RXON (%d)\n", ret);
  163. return ret;
  164. }
  165. memcpy(active_rxon, &priv->staging_rxon, sizeof(*active_rxon));
  166. }
  167. iwl_clear_stations_table(priv);
  168. priv->start_calib = 0;
  169. /* Add the broadcast address so we can send broadcast frames */
  170. priv->cfg->ops->lib->add_bcast_station(priv);
  171. /* If we have set the ASSOC_MSK and we are in BSS mode then
  172. * add the IWL_AP_ID to the station rate table */
  173. if (new_assoc) {
  174. if (priv->iw_mode == NL80211_IFTYPE_STATION) {
  175. ret = iwl_rxon_add_station(priv,
  176. priv->active_rxon.bssid_addr, 1);
  177. if (ret == IWL_INVALID_STATION) {
  178. IWL_ERR(priv,
  179. "Error adding AP address for TX.\n");
  180. return -EIO;
  181. }
  182. priv->assoc_station_added = 1;
  183. if (priv->default_wep_key &&
  184. iwl_send_static_wepkey_cmd(priv, 0))
  185. IWL_ERR(priv,
  186. "Could not send WEP static key.\n");
  187. }
  188. /*
  189. * allow CTS-to-self if possible for new association.
  190. * this is relevant only for 5000 series and up,
  191. * but will not damage 4965
  192. */
  193. priv->staging_rxon.flags |= RXON_FLG_SELF_CTS_EN;
  194. /* Apply the new configuration
  195. * RXON assoc doesn't clear the station table in uCode,
  196. */
  197. ret = iwl_send_cmd_pdu(priv, REPLY_RXON,
  198. sizeof(struct iwl_rxon_cmd), &priv->staging_rxon);
  199. if (ret) {
  200. IWL_ERR(priv, "Error setting new RXON (%d)\n", ret);
  201. return ret;
  202. }
  203. memcpy(active_rxon, &priv->staging_rxon, sizeof(*active_rxon));
  204. }
  205. iwl_print_rx_config_cmd(priv);
  206. iwl_init_sensitivity(priv);
  207. /* If we issue a new RXON command which required a tune then we must
  208. * send a new TXPOWER command or we won't be able to Tx any frames */
  209. ret = iwl_set_tx_power(priv, priv->tx_power_user_lmt, true);
  210. if (ret) {
  211. IWL_ERR(priv, "Error sending TX power (%d)\n", ret);
  212. return ret;
  213. }
  214. return 0;
  215. }
  216. void iwl_update_chain_flags(struct iwl_priv *priv)
  217. {
  218. if (priv->cfg->ops->hcmd->set_rxon_chain)
  219. priv->cfg->ops->hcmd->set_rxon_chain(priv);
  220. iwlcore_commit_rxon(priv);
  221. }
  222. static void iwl_clear_free_frames(struct iwl_priv *priv)
  223. {
  224. struct list_head *element;
  225. IWL_DEBUG_INFO(priv, "%d frames on pre-allocated heap on clear.\n",
  226. priv->frames_count);
  227. while (!list_empty(&priv->free_frames)) {
  228. element = priv->free_frames.next;
  229. list_del(element);
  230. kfree(list_entry(element, struct iwl_frame, list));
  231. priv->frames_count--;
  232. }
  233. if (priv->frames_count) {
  234. IWL_WARN(priv, "%d frames still in use. Did we lose one?\n",
  235. priv->frames_count);
  236. priv->frames_count = 0;
  237. }
  238. }
  239. static struct iwl_frame *iwl_get_free_frame(struct iwl_priv *priv)
  240. {
  241. struct iwl_frame *frame;
  242. struct list_head *element;
  243. if (list_empty(&priv->free_frames)) {
  244. frame = kzalloc(sizeof(*frame), GFP_KERNEL);
  245. if (!frame) {
  246. IWL_ERR(priv, "Could not allocate frame!\n");
  247. return NULL;
  248. }
  249. priv->frames_count++;
  250. return frame;
  251. }
  252. element = priv->free_frames.next;
  253. list_del(element);
  254. return list_entry(element, struct iwl_frame, list);
  255. }
  256. static void iwl_free_frame(struct iwl_priv *priv, struct iwl_frame *frame)
  257. {
  258. memset(frame, 0, sizeof(*frame));
  259. list_add(&frame->list, &priv->free_frames);
  260. }
  261. static u32 iwl_fill_beacon_frame(struct iwl_priv *priv,
  262. struct ieee80211_hdr *hdr,
  263. int left)
  264. {
  265. if (!iwl_is_associated(priv) || !priv->ibss_beacon ||
  266. ((priv->iw_mode != NL80211_IFTYPE_ADHOC) &&
  267. (priv->iw_mode != NL80211_IFTYPE_AP)))
  268. return 0;
  269. if (priv->ibss_beacon->len > left)
  270. return 0;
  271. memcpy(hdr, priv->ibss_beacon->data, priv->ibss_beacon->len);
  272. return priv->ibss_beacon->len;
  273. }
  274. /* Parse the beacon frame to find the TIM element and set tim_idx & tim_size */
  275. static void iwl_set_beacon_tim(struct iwl_priv *priv,
  276. struct iwl_tx_beacon_cmd *tx_beacon_cmd,
  277. u8 *beacon, u32 frame_size)
  278. {
  279. u16 tim_idx;
  280. struct ieee80211_mgmt *mgmt = (struct ieee80211_mgmt *)beacon;
  281. /*
  282. * The index is relative to frame start but we start looking at the
  283. * variable-length part of the beacon.
  284. */
  285. tim_idx = mgmt->u.beacon.variable - beacon;
  286. /* Parse variable-length elements of beacon to find WLAN_EID_TIM */
  287. while ((tim_idx < (frame_size - 2)) &&
  288. (beacon[tim_idx] != WLAN_EID_TIM))
  289. tim_idx += beacon[tim_idx+1] + 2;
  290. /* If TIM field was found, set variables */
  291. if ((tim_idx < (frame_size - 1)) && (beacon[tim_idx] == WLAN_EID_TIM)) {
  292. tx_beacon_cmd->tim_idx = cpu_to_le16(tim_idx);
  293. tx_beacon_cmd->tim_size = beacon[tim_idx+1];
  294. } else
  295. IWL_WARN(priv, "Unable to find TIM Element in beacon\n");
  296. }
  297. static unsigned int iwl_hw_get_beacon_cmd(struct iwl_priv *priv,
  298. struct iwl_frame *frame)
  299. {
  300. struct iwl_tx_beacon_cmd *tx_beacon_cmd;
  301. u32 frame_size;
  302. u32 rate_flags;
  303. u32 rate;
  304. /*
  305. * We have to set up the TX command, the TX Beacon command, and the
  306. * beacon contents.
  307. */
  308. /* Initialize memory */
  309. tx_beacon_cmd = &frame->u.beacon;
  310. memset(tx_beacon_cmd, 0, sizeof(*tx_beacon_cmd));
  311. /* Set up TX beacon contents */
  312. frame_size = iwl_fill_beacon_frame(priv, tx_beacon_cmd->frame,
  313. sizeof(frame->u) - sizeof(*tx_beacon_cmd));
  314. if (WARN_ON_ONCE(frame_size > MAX_MPDU_SIZE))
  315. return 0;
  316. /* Set up TX command fields */
  317. tx_beacon_cmd->tx.len = cpu_to_le16((u16)frame_size);
  318. tx_beacon_cmd->tx.sta_id = priv->hw_params.bcast_sta_id;
  319. tx_beacon_cmd->tx.stop_time.life_time = TX_CMD_LIFE_TIME_INFINITE;
  320. tx_beacon_cmd->tx.tx_flags = TX_CMD_FLG_SEQ_CTL_MSK |
  321. TX_CMD_FLG_TSF_MSK | TX_CMD_FLG_STA_RATE_MSK;
  322. /* Set up TX beacon command fields */
  323. iwl_set_beacon_tim(priv, tx_beacon_cmd, (u8 *)tx_beacon_cmd->frame,
  324. frame_size);
  325. /* Set up packet rate and flags */
  326. rate = iwl_rate_get_lowest_plcp(priv);
  327. priv->mgmt_tx_ant = iwl_toggle_tx_ant(priv, priv->mgmt_tx_ant);
  328. rate_flags = iwl_ant_idx_to_flags(priv->mgmt_tx_ant);
  329. if ((rate >= IWL_FIRST_CCK_RATE) && (rate <= IWL_LAST_CCK_RATE))
  330. rate_flags |= RATE_MCS_CCK_MSK;
  331. tx_beacon_cmd->tx.rate_n_flags = iwl_hw_set_rate_n_flags(rate,
  332. rate_flags);
  333. return sizeof(*tx_beacon_cmd) + frame_size;
  334. }
  335. static int iwl_send_beacon_cmd(struct iwl_priv *priv)
  336. {
  337. struct iwl_frame *frame;
  338. unsigned int frame_size;
  339. int rc;
  340. frame = iwl_get_free_frame(priv);
  341. if (!frame) {
  342. IWL_ERR(priv, "Could not obtain free frame buffer for beacon "
  343. "command.\n");
  344. return -ENOMEM;
  345. }
  346. frame_size = iwl_hw_get_beacon_cmd(priv, frame);
  347. if (!frame_size) {
  348. IWL_ERR(priv, "Error configuring the beacon command\n");
  349. iwl_free_frame(priv, frame);
  350. return -EINVAL;
  351. }
  352. rc = iwl_send_cmd_pdu(priv, REPLY_TX_BEACON, frame_size,
  353. &frame->u.cmd[0]);
  354. iwl_free_frame(priv, frame);
  355. return rc;
  356. }
  357. static inline dma_addr_t iwl_tfd_tb_get_addr(struct iwl_tfd *tfd, u8 idx)
  358. {
  359. struct iwl_tfd_tb *tb = &tfd->tbs[idx];
  360. dma_addr_t addr = get_unaligned_le32(&tb->lo);
  361. if (sizeof(dma_addr_t) > sizeof(u32))
  362. addr |=
  363. ((dma_addr_t)(le16_to_cpu(tb->hi_n_len) & 0xF) << 16) << 16;
  364. return addr;
  365. }
  366. static inline u16 iwl_tfd_tb_get_len(struct iwl_tfd *tfd, u8 idx)
  367. {
  368. struct iwl_tfd_tb *tb = &tfd->tbs[idx];
  369. return le16_to_cpu(tb->hi_n_len) >> 4;
  370. }
  371. static inline void iwl_tfd_set_tb(struct iwl_tfd *tfd, u8 idx,
  372. dma_addr_t addr, u16 len)
  373. {
  374. struct iwl_tfd_tb *tb = &tfd->tbs[idx];
  375. u16 hi_n_len = len << 4;
  376. put_unaligned_le32(addr, &tb->lo);
  377. if (sizeof(dma_addr_t) > sizeof(u32))
  378. hi_n_len |= ((addr >> 16) >> 16) & 0xF;
  379. tb->hi_n_len = cpu_to_le16(hi_n_len);
  380. tfd->num_tbs = idx + 1;
  381. }
  382. static inline u8 iwl_tfd_get_num_tbs(struct iwl_tfd *tfd)
  383. {
  384. return tfd->num_tbs & 0x1f;
  385. }
  386. /**
  387. * iwl_hw_txq_free_tfd - Free all chunks referenced by TFD [txq->q.read_ptr]
  388. * @priv - driver private data
  389. * @txq - tx queue
  390. *
  391. * Does NOT advance any TFD circular buffer read/write indexes
  392. * Does NOT free the TFD itself (which is within circular buffer)
  393. */
  394. void iwl_hw_txq_free_tfd(struct iwl_priv *priv, struct iwl_tx_queue *txq)
  395. {
  396. struct iwl_tfd *tfd_tmp = (struct iwl_tfd *)txq->tfds;
  397. struct iwl_tfd *tfd;
  398. struct pci_dev *dev = priv->pci_dev;
  399. int index = txq->q.read_ptr;
  400. int i;
  401. int num_tbs;
  402. tfd = &tfd_tmp[index];
  403. /* Sanity check on number of chunks */
  404. num_tbs = iwl_tfd_get_num_tbs(tfd);
  405. if (num_tbs >= IWL_NUM_OF_TBS) {
  406. IWL_ERR(priv, "Too many chunks: %i\n", num_tbs);
  407. /* @todo issue fatal error, it is quite serious situation */
  408. return;
  409. }
  410. /* Unmap tx_cmd */
  411. if (num_tbs)
  412. pci_unmap_single(dev,
  413. pci_unmap_addr(&txq->meta[index], mapping),
  414. pci_unmap_len(&txq->meta[index], len),
  415. PCI_DMA_BIDIRECTIONAL);
  416. /* Unmap chunks, if any. */
  417. for (i = 1; i < num_tbs; i++) {
  418. pci_unmap_single(dev, iwl_tfd_tb_get_addr(tfd, i),
  419. iwl_tfd_tb_get_len(tfd, i), PCI_DMA_TODEVICE);
  420. if (txq->txb) {
  421. dev_kfree_skb(txq->txb[txq->q.read_ptr].skb[i - 1]);
  422. txq->txb[txq->q.read_ptr].skb[i - 1] = NULL;
  423. }
  424. }
  425. }
  426. int iwl_hw_txq_attach_buf_to_tfd(struct iwl_priv *priv,
  427. struct iwl_tx_queue *txq,
  428. dma_addr_t addr, u16 len,
  429. u8 reset, u8 pad)
  430. {
  431. struct iwl_queue *q;
  432. struct iwl_tfd *tfd, *tfd_tmp;
  433. u32 num_tbs;
  434. q = &txq->q;
  435. tfd_tmp = (struct iwl_tfd *)txq->tfds;
  436. tfd = &tfd_tmp[q->write_ptr];
  437. if (reset)
  438. memset(tfd, 0, sizeof(*tfd));
  439. num_tbs = iwl_tfd_get_num_tbs(tfd);
  440. /* Each TFD can point to a maximum 20 Tx buffers */
  441. if (num_tbs >= IWL_NUM_OF_TBS) {
  442. IWL_ERR(priv, "Error can not send more than %d chunks\n",
  443. IWL_NUM_OF_TBS);
  444. return -EINVAL;
  445. }
  446. BUG_ON(addr & ~DMA_BIT_MASK(36));
  447. if (unlikely(addr & ~IWL_TX_DMA_MASK))
  448. IWL_ERR(priv, "Unaligned address = %llx\n",
  449. (unsigned long long)addr);
  450. iwl_tfd_set_tb(tfd, num_tbs, addr, len);
  451. return 0;
  452. }
  453. /*
  454. * Tell nic where to find circular buffer of Tx Frame Descriptors for
  455. * given Tx queue, and enable the DMA channel used for that queue.
  456. *
  457. * 4965 supports up to 16 Tx queues in DRAM, mapped to up to 8 Tx DMA
  458. * channels supported in hardware.
  459. */
  460. int iwl_hw_tx_queue_init(struct iwl_priv *priv,
  461. struct iwl_tx_queue *txq)
  462. {
  463. int txq_id = txq->q.id;
  464. /* Circular buffer (TFD queue in DRAM) physical base address */
  465. iwl_write_direct32(priv, FH_MEM_CBBC_QUEUE(txq_id),
  466. txq->q.dma_addr >> 8);
  467. return 0;
  468. }
  469. /******************************************************************************
  470. *
  471. * Generic RX handler implementations
  472. *
  473. ******************************************************************************/
  474. static void iwl_rx_reply_alive(struct iwl_priv *priv,
  475. struct iwl_rx_mem_buffer *rxb)
  476. {
  477. struct iwl_rx_packet *pkt = rxb_addr(rxb);
  478. struct iwl_alive_resp *palive;
  479. struct delayed_work *pwork;
  480. palive = &pkt->u.alive_frame;
  481. IWL_DEBUG_INFO(priv, "Alive ucode status 0x%08X revision "
  482. "0x%01X 0x%01X\n",
  483. palive->is_valid, palive->ver_type,
  484. palive->ver_subtype);
  485. if (palive->ver_subtype == INITIALIZE_SUBTYPE) {
  486. IWL_DEBUG_INFO(priv, "Initialization Alive received.\n");
  487. memcpy(&priv->card_alive_init,
  488. &pkt->u.alive_frame,
  489. sizeof(struct iwl_init_alive_resp));
  490. pwork = &priv->init_alive_start;
  491. } else {
  492. IWL_DEBUG_INFO(priv, "Runtime Alive received.\n");
  493. memcpy(&priv->card_alive, &pkt->u.alive_frame,
  494. sizeof(struct iwl_alive_resp));
  495. pwork = &priv->alive_start;
  496. }
  497. /* We delay the ALIVE response by 5ms to
  498. * give the HW RF Kill time to activate... */
  499. if (palive->is_valid == UCODE_VALID_OK)
  500. queue_delayed_work(priv->workqueue, pwork,
  501. msecs_to_jiffies(5));
  502. else
  503. IWL_WARN(priv, "uCode did not respond OK.\n");
  504. }
  505. static void iwl_bg_beacon_update(struct work_struct *work)
  506. {
  507. struct iwl_priv *priv =
  508. container_of(work, struct iwl_priv, beacon_update);
  509. struct sk_buff *beacon;
  510. /* Pull updated AP beacon from mac80211. will fail if not in AP mode */
  511. beacon = ieee80211_beacon_get(priv->hw, priv->vif);
  512. if (!beacon) {
  513. IWL_ERR(priv, "update beacon failed\n");
  514. return;
  515. }
  516. mutex_lock(&priv->mutex);
  517. /* new beacon skb is allocated every time; dispose previous.*/
  518. if (priv->ibss_beacon)
  519. dev_kfree_skb(priv->ibss_beacon);
  520. priv->ibss_beacon = beacon;
  521. mutex_unlock(&priv->mutex);
  522. iwl_send_beacon_cmd(priv);
  523. }
  524. /**
  525. * iwl_bg_statistics_periodic - Timer callback to queue statistics
  526. *
  527. * This callback is provided in order to send a statistics request.
  528. *
  529. * This timer function is continually reset to execute within
  530. * REG_RECALIB_PERIOD seconds since the last STATISTICS_NOTIFICATION
  531. * was received. We need to ensure we receive the statistics in order
  532. * to update the temperature used for calibrating the TXPOWER.
  533. */
  534. static void iwl_bg_statistics_periodic(unsigned long data)
  535. {
  536. struct iwl_priv *priv = (struct iwl_priv *)data;
  537. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  538. return;
  539. /* dont send host command if rf-kill is on */
  540. if (!iwl_is_ready_rf(priv))
  541. return;
  542. iwl_send_statistics_request(priv, CMD_ASYNC, false);
  543. }
  544. static void iwl_print_cont_event_trace(struct iwl_priv *priv, u32 base,
  545. u32 start_idx, u32 num_events,
  546. u32 mode)
  547. {
  548. u32 i;
  549. u32 ptr; /* SRAM byte address of log data */
  550. u32 ev, time, data; /* event log data */
  551. unsigned long reg_flags;
  552. if (mode == 0)
  553. ptr = base + (4 * sizeof(u32)) + (start_idx * 2 * sizeof(u32));
  554. else
  555. ptr = base + (4 * sizeof(u32)) + (start_idx * 3 * sizeof(u32));
  556. /* Make sure device is powered up for SRAM reads */
  557. spin_lock_irqsave(&priv->reg_lock, reg_flags);
  558. if (iwl_grab_nic_access(priv)) {
  559. spin_unlock_irqrestore(&priv->reg_lock, reg_flags);
  560. return;
  561. }
  562. /* Set starting address; reads will auto-increment */
  563. _iwl_write_direct32(priv, HBUS_TARG_MEM_RADDR, ptr);
  564. rmb();
  565. /*
  566. * "time" is actually "data" for mode 0 (no timestamp).
  567. * place event id # at far right for easier visual parsing.
  568. */
  569. for (i = 0; i < num_events; i++) {
  570. ev = _iwl_read_direct32(priv, HBUS_TARG_MEM_RDAT);
  571. time = _iwl_read_direct32(priv, HBUS_TARG_MEM_RDAT);
  572. if (mode == 0) {
  573. trace_iwlwifi_dev_ucode_cont_event(priv,
  574. 0, time, ev);
  575. } else {
  576. data = _iwl_read_direct32(priv, HBUS_TARG_MEM_RDAT);
  577. trace_iwlwifi_dev_ucode_cont_event(priv,
  578. time, data, ev);
  579. }
  580. }
  581. /* Allow device to power down */
  582. iwl_release_nic_access(priv);
  583. spin_unlock_irqrestore(&priv->reg_lock, reg_flags);
  584. }
  585. static void iwl_continuous_event_trace(struct iwl_priv *priv)
  586. {
  587. u32 capacity; /* event log capacity in # entries */
  588. u32 base; /* SRAM byte address of event log header */
  589. u32 mode; /* 0 - no timestamp, 1 - timestamp recorded */
  590. u32 num_wraps; /* # times uCode wrapped to top of log */
  591. u32 next_entry; /* index of next entry to be written by uCode */
  592. if (priv->ucode_type == UCODE_INIT)
  593. base = le32_to_cpu(priv->card_alive_init.error_event_table_ptr);
  594. else
  595. base = le32_to_cpu(priv->card_alive.log_event_table_ptr);
  596. if (priv->cfg->ops->lib->is_valid_rtc_data_addr(base)) {
  597. capacity = iwl_read_targ_mem(priv, base);
  598. num_wraps = iwl_read_targ_mem(priv, base + (2 * sizeof(u32)));
  599. mode = iwl_read_targ_mem(priv, base + (1 * sizeof(u32)));
  600. next_entry = iwl_read_targ_mem(priv, base + (3 * sizeof(u32)));
  601. } else
  602. return;
  603. if (num_wraps == priv->event_log.num_wraps) {
  604. iwl_print_cont_event_trace(priv,
  605. base, priv->event_log.next_entry,
  606. next_entry - priv->event_log.next_entry,
  607. mode);
  608. priv->event_log.non_wraps_count++;
  609. } else {
  610. if ((num_wraps - priv->event_log.num_wraps) > 1)
  611. priv->event_log.wraps_more_count++;
  612. else
  613. priv->event_log.wraps_once_count++;
  614. trace_iwlwifi_dev_ucode_wrap_event(priv,
  615. num_wraps - priv->event_log.num_wraps,
  616. next_entry, priv->event_log.next_entry);
  617. if (next_entry < priv->event_log.next_entry) {
  618. iwl_print_cont_event_trace(priv, base,
  619. priv->event_log.next_entry,
  620. capacity - priv->event_log.next_entry,
  621. mode);
  622. iwl_print_cont_event_trace(priv, base, 0,
  623. next_entry, mode);
  624. } else {
  625. iwl_print_cont_event_trace(priv, base,
  626. next_entry, capacity - next_entry,
  627. mode);
  628. iwl_print_cont_event_trace(priv, base, 0,
  629. next_entry, mode);
  630. }
  631. }
  632. priv->event_log.num_wraps = num_wraps;
  633. priv->event_log.next_entry = next_entry;
  634. }
  635. /**
  636. * iwl_bg_ucode_trace - Timer callback to log ucode event
  637. *
  638. * The timer is continually set to execute every
  639. * UCODE_TRACE_PERIOD milliseconds after the last timer expired
  640. * this function is to perform continuous uCode event logging operation
  641. * if enabled
  642. */
  643. static void iwl_bg_ucode_trace(unsigned long data)
  644. {
  645. struct iwl_priv *priv = (struct iwl_priv *)data;
  646. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  647. return;
  648. if (priv->event_log.ucode_trace) {
  649. iwl_continuous_event_trace(priv);
  650. /* Reschedule the timer to occur in UCODE_TRACE_PERIOD */
  651. mod_timer(&priv->ucode_trace,
  652. jiffies + msecs_to_jiffies(UCODE_TRACE_PERIOD));
  653. }
  654. }
  655. static void iwl_rx_beacon_notif(struct iwl_priv *priv,
  656. struct iwl_rx_mem_buffer *rxb)
  657. {
  658. #ifdef CONFIG_IWLWIFI_DEBUG
  659. struct iwl_rx_packet *pkt = rxb_addr(rxb);
  660. struct iwl4965_beacon_notif *beacon =
  661. (struct iwl4965_beacon_notif *)pkt->u.raw;
  662. u8 rate = iwl_hw_get_rate(beacon->beacon_notify_hdr.rate_n_flags);
  663. IWL_DEBUG_RX(priv, "beacon status %x retries %d iss %d "
  664. "tsf %d %d rate %d\n",
  665. le32_to_cpu(beacon->beacon_notify_hdr.u.status) & TX_STATUS_MSK,
  666. beacon->beacon_notify_hdr.failure_frame,
  667. le32_to_cpu(beacon->ibss_mgr_status),
  668. le32_to_cpu(beacon->high_tsf),
  669. le32_to_cpu(beacon->low_tsf), rate);
  670. #endif
  671. if ((priv->iw_mode == NL80211_IFTYPE_AP) &&
  672. (!test_bit(STATUS_EXIT_PENDING, &priv->status)))
  673. queue_work(priv->workqueue, &priv->beacon_update);
  674. }
  675. /* Handle notification from uCode that card's power state is changing
  676. * due to software, hardware, or critical temperature RFKILL */
  677. static void iwl_rx_card_state_notif(struct iwl_priv *priv,
  678. struct iwl_rx_mem_buffer *rxb)
  679. {
  680. struct iwl_rx_packet *pkt = rxb_addr(rxb);
  681. u32 flags = le32_to_cpu(pkt->u.card_state_notif.flags);
  682. unsigned long status = priv->status;
  683. IWL_DEBUG_RF_KILL(priv, "Card state received: HW:%s SW:%s CT:%s\n",
  684. (flags & HW_CARD_DISABLED) ? "Kill" : "On",
  685. (flags & SW_CARD_DISABLED) ? "Kill" : "On",
  686. (flags & CT_CARD_DISABLED) ?
  687. "Reached" : "Not reached");
  688. if (flags & (SW_CARD_DISABLED | HW_CARD_DISABLED |
  689. CT_CARD_DISABLED)) {
  690. iwl_write32(priv, CSR_UCODE_DRV_GP1_SET,
  691. CSR_UCODE_DRV_GP1_BIT_CMD_BLOCKED);
  692. iwl_write_direct32(priv, HBUS_TARG_MBX_C,
  693. HBUS_TARG_MBX_C_REG_BIT_CMD_BLOCKED);
  694. if (!(flags & RXON_CARD_DISABLED)) {
  695. iwl_write32(priv, CSR_UCODE_DRV_GP1_CLR,
  696. CSR_UCODE_DRV_GP1_BIT_CMD_BLOCKED);
  697. iwl_write_direct32(priv, HBUS_TARG_MBX_C,
  698. HBUS_TARG_MBX_C_REG_BIT_CMD_BLOCKED);
  699. }
  700. if (flags & CT_CARD_DISABLED)
  701. iwl_tt_enter_ct_kill(priv);
  702. }
  703. if (!(flags & CT_CARD_DISABLED))
  704. iwl_tt_exit_ct_kill(priv);
  705. if (flags & HW_CARD_DISABLED)
  706. set_bit(STATUS_RF_KILL_HW, &priv->status);
  707. else
  708. clear_bit(STATUS_RF_KILL_HW, &priv->status);
  709. if (!(flags & RXON_CARD_DISABLED))
  710. iwl_scan_cancel(priv);
  711. if ((test_bit(STATUS_RF_KILL_HW, &status) !=
  712. test_bit(STATUS_RF_KILL_HW, &priv->status)))
  713. wiphy_rfkill_set_hw_state(priv->hw->wiphy,
  714. test_bit(STATUS_RF_KILL_HW, &priv->status));
  715. else
  716. wake_up_interruptible(&priv->wait_command_queue);
  717. }
  718. int iwl_set_pwr_src(struct iwl_priv *priv, enum iwl_pwr_src src)
  719. {
  720. if (src == IWL_PWR_SRC_VAUX) {
  721. if (pci_pme_capable(priv->pci_dev, PCI_D3cold))
  722. iwl_set_bits_mask_prph(priv, APMG_PS_CTRL_REG,
  723. APMG_PS_CTRL_VAL_PWR_SRC_VAUX,
  724. ~APMG_PS_CTRL_MSK_PWR_SRC);
  725. } else {
  726. iwl_set_bits_mask_prph(priv, APMG_PS_CTRL_REG,
  727. APMG_PS_CTRL_VAL_PWR_SRC_VMAIN,
  728. ~APMG_PS_CTRL_MSK_PWR_SRC);
  729. }
  730. return 0;
  731. }
  732. /**
  733. * iwl_setup_rx_handlers - Initialize Rx handler callbacks
  734. *
  735. * Setup the RX handlers for each of the reply types sent from the uCode
  736. * to the host.
  737. *
  738. * This function chains into the hardware specific files for them to setup
  739. * any hardware specific handlers as well.
  740. */
  741. static void iwl_setup_rx_handlers(struct iwl_priv *priv)
  742. {
  743. priv->rx_handlers[REPLY_ALIVE] = iwl_rx_reply_alive;
  744. priv->rx_handlers[REPLY_ERROR] = iwl_rx_reply_error;
  745. priv->rx_handlers[CHANNEL_SWITCH_NOTIFICATION] = iwl_rx_csa;
  746. priv->rx_handlers[SPECTRUM_MEASURE_NOTIFICATION] =
  747. iwl_rx_spectrum_measure_notif;
  748. priv->rx_handlers[PM_SLEEP_NOTIFICATION] = iwl_rx_pm_sleep_notif;
  749. priv->rx_handlers[PM_DEBUG_STATISTIC_NOTIFIC] =
  750. iwl_rx_pm_debug_statistics_notif;
  751. priv->rx_handlers[BEACON_NOTIFICATION] = iwl_rx_beacon_notif;
  752. /*
  753. * The same handler is used for both the REPLY to a discrete
  754. * statistics request from the host as well as for the periodic
  755. * statistics notifications (after received beacons) from the uCode.
  756. */
  757. priv->rx_handlers[REPLY_STATISTICS_CMD] = iwl_reply_statistics;
  758. priv->rx_handlers[STATISTICS_NOTIFICATION] = iwl_rx_statistics;
  759. iwl_setup_rx_scan_handlers(priv);
  760. /* status change handler */
  761. priv->rx_handlers[CARD_STATE_NOTIFICATION] = iwl_rx_card_state_notif;
  762. priv->rx_handlers[MISSED_BEACONS_NOTIFICATION] =
  763. iwl_rx_missed_beacon_notif;
  764. /* Rx handlers */
  765. priv->rx_handlers[REPLY_RX_PHY_CMD] = iwl_rx_reply_rx_phy;
  766. priv->rx_handlers[REPLY_RX_MPDU_CMD] = iwl_rx_reply_rx;
  767. /* block ack */
  768. priv->rx_handlers[REPLY_COMPRESSED_BA] = iwl_rx_reply_compressed_ba;
  769. /* Set up hardware specific Rx handlers */
  770. priv->cfg->ops->lib->rx_handler_setup(priv);
  771. }
  772. /**
  773. * iwl_rx_handle - Main entry function for receiving responses from uCode
  774. *
  775. * Uses the priv->rx_handlers callback function array to invoke
  776. * the appropriate handlers, including command responses,
  777. * frame-received notifications, and other notifications.
  778. */
  779. void iwl_rx_handle(struct iwl_priv *priv)
  780. {
  781. struct iwl_rx_mem_buffer *rxb;
  782. struct iwl_rx_packet *pkt;
  783. struct iwl_rx_queue *rxq = &priv->rxq;
  784. u32 r, i;
  785. int reclaim;
  786. unsigned long flags;
  787. u8 fill_rx = 0;
  788. u32 count = 8;
  789. int total_empty;
  790. /* uCode's read index (stored in shared DRAM) indicates the last Rx
  791. * buffer that the driver may process (last buffer filled by ucode). */
  792. r = le16_to_cpu(rxq->rb_stts->closed_rb_num) & 0x0FFF;
  793. i = rxq->read;
  794. /* Rx interrupt, but nothing sent from uCode */
  795. if (i == r)
  796. IWL_DEBUG_RX(priv, "r = %d, i = %d\n", r, i);
  797. /* calculate total frames need to be restock after handling RX */
  798. total_empty = r - rxq->write_actual;
  799. if (total_empty < 0)
  800. total_empty += RX_QUEUE_SIZE;
  801. if (total_empty > (RX_QUEUE_SIZE / 2))
  802. fill_rx = 1;
  803. while (i != r) {
  804. rxb = rxq->queue[i];
  805. /* If an RXB doesn't have a Rx queue slot associated with it,
  806. * then a bug has been introduced in the queue refilling
  807. * routines -- catch it here */
  808. BUG_ON(rxb == NULL);
  809. rxq->queue[i] = NULL;
  810. pci_unmap_page(priv->pci_dev, rxb->page_dma,
  811. PAGE_SIZE << priv->hw_params.rx_page_order,
  812. PCI_DMA_FROMDEVICE);
  813. pkt = rxb_addr(rxb);
  814. trace_iwlwifi_dev_rx(priv, pkt,
  815. le32_to_cpu(pkt->len_n_flags) & FH_RSCSR_FRAME_SIZE_MSK);
  816. /* Reclaim a command buffer only if this packet is a response
  817. * to a (driver-originated) command.
  818. * If the packet (e.g. Rx frame) originated from uCode,
  819. * there is no command buffer to reclaim.
  820. * Ucode should set SEQ_RX_FRAME bit if ucode-originated,
  821. * but apparently a few don't get set; catch them here. */
  822. reclaim = !(pkt->hdr.sequence & SEQ_RX_FRAME) &&
  823. (pkt->hdr.cmd != REPLY_RX_PHY_CMD) &&
  824. (pkt->hdr.cmd != REPLY_RX) &&
  825. (pkt->hdr.cmd != REPLY_RX_MPDU_CMD) &&
  826. (pkt->hdr.cmd != REPLY_COMPRESSED_BA) &&
  827. (pkt->hdr.cmd != STATISTICS_NOTIFICATION) &&
  828. (pkt->hdr.cmd != REPLY_TX);
  829. /* Based on type of command response or notification,
  830. * handle those that need handling via function in
  831. * rx_handlers table. See iwl_setup_rx_handlers() */
  832. if (priv->rx_handlers[pkt->hdr.cmd]) {
  833. IWL_DEBUG_RX(priv, "r = %d, i = %d, %s, 0x%02x\n", r,
  834. i, get_cmd_string(pkt->hdr.cmd), pkt->hdr.cmd);
  835. priv->isr_stats.rx_handlers[pkt->hdr.cmd]++;
  836. priv->rx_handlers[pkt->hdr.cmd] (priv, rxb);
  837. } else {
  838. /* No handling needed */
  839. IWL_DEBUG_RX(priv,
  840. "r %d i %d No handler needed for %s, 0x%02x\n",
  841. r, i, get_cmd_string(pkt->hdr.cmd),
  842. pkt->hdr.cmd);
  843. }
  844. /*
  845. * XXX: After here, we should always check rxb->page
  846. * against NULL before touching it or its virtual
  847. * memory (pkt). Because some rx_handler might have
  848. * already taken or freed the pages.
  849. */
  850. if (reclaim) {
  851. /* Invoke any callbacks, transfer the buffer to caller,
  852. * and fire off the (possibly) blocking iwl_send_cmd()
  853. * as we reclaim the driver command queue */
  854. if (rxb->page)
  855. iwl_tx_cmd_complete(priv, rxb);
  856. else
  857. IWL_WARN(priv, "Claim null rxb?\n");
  858. }
  859. /* Reuse the page if possible. For notification packets and
  860. * SKBs that fail to Rx correctly, add them back into the
  861. * rx_free list for reuse later. */
  862. spin_lock_irqsave(&rxq->lock, flags);
  863. if (rxb->page != NULL) {
  864. rxb->page_dma = pci_map_page(priv->pci_dev, rxb->page,
  865. 0, PAGE_SIZE << priv->hw_params.rx_page_order,
  866. PCI_DMA_FROMDEVICE);
  867. list_add_tail(&rxb->list, &rxq->rx_free);
  868. rxq->free_count++;
  869. } else
  870. list_add_tail(&rxb->list, &rxq->rx_used);
  871. spin_unlock_irqrestore(&rxq->lock, flags);
  872. i = (i + 1) & RX_QUEUE_MASK;
  873. /* If there are a lot of unused frames,
  874. * restock the Rx queue so ucode wont assert. */
  875. if (fill_rx) {
  876. count++;
  877. if (count >= 8) {
  878. rxq->read = i;
  879. iwl_rx_replenish_now(priv);
  880. count = 0;
  881. }
  882. }
  883. }
  884. /* Backtrack one entry */
  885. rxq->read = i;
  886. if (fill_rx)
  887. iwl_rx_replenish_now(priv);
  888. else
  889. iwl_rx_queue_restock(priv);
  890. }
  891. /* call this function to flush any scheduled tasklet */
  892. static inline void iwl_synchronize_irq(struct iwl_priv *priv)
  893. {
  894. /* wait to make sure we flush pending tasklet*/
  895. synchronize_irq(priv->pci_dev->irq);
  896. tasklet_kill(&priv->irq_tasklet);
  897. }
  898. static void iwl_irq_tasklet_legacy(struct iwl_priv *priv)
  899. {
  900. u32 inta, handled = 0;
  901. u32 inta_fh;
  902. unsigned long flags;
  903. u32 i;
  904. #ifdef CONFIG_IWLWIFI_DEBUG
  905. u32 inta_mask;
  906. #endif
  907. spin_lock_irqsave(&priv->lock, flags);
  908. /* Ack/clear/reset pending uCode interrupts.
  909. * Note: Some bits in CSR_INT are "OR" of bits in CSR_FH_INT_STATUS,
  910. * and will clear only when CSR_FH_INT_STATUS gets cleared. */
  911. inta = iwl_read32(priv, CSR_INT);
  912. iwl_write32(priv, CSR_INT, inta);
  913. /* Ack/clear/reset pending flow-handler (DMA) interrupts.
  914. * Any new interrupts that happen after this, either while we're
  915. * in this tasklet, or later, will show up in next ISR/tasklet. */
  916. inta_fh = iwl_read32(priv, CSR_FH_INT_STATUS);
  917. iwl_write32(priv, CSR_FH_INT_STATUS, inta_fh);
  918. #ifdef CONFIG_IWLWIFI_DEBUG
  919. if (iwl_get_debug_level(priv) & IWL_DL_ISR) {
  920. /* just for debug */
  921. inta_mask = iwl_read32(priv, CSR_INT_MASK);
  922. IWL_DEBUG_ISR(priv, "inta 0x%08x, enabled 0x%08x, fh 0x%08x\n",
  923. inta, inta_mask, inta_fh);
  924. }
  925. #endif
  926. spin_unlock_irqrestore(&priv->lock, flags);
  927. /* Since CSR_INT and CSR_FH_INT_STATUS reads and clears are not
  928. * atomic, make sure that inta covers all the interrupts that
  929. * we've discovered, even if FH interrupt came in just after
  930. * reading CSR_INT. */
  931. if (inta_fh & CSR49_FH_INT_RX_MASK)
  932. inta |= CSR_INT_BIT_FH_RX;
  933. if (inta_fh & CSR49_FH_INT_TX_MASK)
  934. inta |= CSR_INT_BIT_FH_TX;
  935. /* Now service all interrupt bits discovered above. */
  936. if (inta & CSR_INT_BIT_HW_ERR) {
  937. IWL_ERR(priv, "Hardware error detected. Restarting.\n");
  938. /* Tell the device to stop sending interrupts */
  939. iwl_disable_interrupts(priv);
  940. priv->isr_stats.hw++;
  941. iwl_irq_handle_error(priv);
  942. handled |= CSR_INT_BIT_HW_ERR;
  943. return;
  944. }
  945. #ifdef CONFIG_IWLWIFI_DEBUG
  946. if (iwl_get_debug_level(priv) & (IWL_DL_ISR)) {
  947. /* NIC fires this, but we don't use it, redundant with WAKEUP */
  948. if (inta & CSR_INT_BIT_SCD) {
  949. IWL_DEBUG_ISR(priv, "Scheduler finished to transmit "
  950. "the frame/frames.\n");
  951. priv->isr_stats.sch++;
  952. }
  953. /* Alive notification via Rx interrupt will do the real work */
  954. if (inta & CSR_INT_BIT_ALIVE) {
  955. IWL_DEBUG_ISR(priv, "Alive interrupt\n");
  956. priv->isr_stats.alive++;
  957. }
  958. }
  959. #endif
  960. /* Safely ignore these bits for debug checks below */
  961. inta &= ~(CSR_INT_BIT_SCD | CSR_INT_BIT_ALIVE);
  962. /* HW RF KILL switch toggled */
  963. if (inta & CSR_INT_BIT_RF_KILL) {
  964. int hw_rf_kill = 0;
  965. if (!(iwl_read32(priv, CSR_GP_CNTRL) &
  966. CSR_GP_CNTRL_REG_FLAG_HW_RF_KILL_SW))
  967. hw_rf_kill = 1;
  968. IWL_WARN(priv, "RF_KILL bit toggled to %s.\n",
  969. hw_rf_kill ? "disable radio" : "enable radio");
  970. priv->isr_stats.rfkill++;
  971. /* driver only loads ucode once setting the interface up.
  972. * the driver allows loading the ucode even if the radio
  973. * is killed. Hence update the killswitch state here. The
  974. * rfkill handler will care about restarting if needed.
  975. */
  976. if (!test_bit(STATUS_ALIVE, &priv->status)) {
  977. if (hw_rf_kill)
  978. set_bit(STATUS_RF_KILL_HW, &priv->status);
  979. else
  980. clear_bit(STATUS_RF_KILL_HW, &priv->status);
  981. wiphy_rfkill_set_hw_state(priv->hw->wiphy, hw_rf_kill);
  982. }
  983. handled |= CSR_INT_BIT_RF_KILL;
  984. }
  985. /* Chip got too hot and stopped itself */
  986. if (inta & CSR_INT_BIT_CT_KILL) {
  987. IWL_ERR(priv, "Microcode CT kill error detected.\n");
  988. priv->isr_stats.ctkill++;
  989. handled |= CSR_INT_BIT_CT_KILL;
  990. }
  991. /* Error detected by uCode */
  992. if (inta & CSR_INT_BIT_SW_ERR) {
  993. IWL_ERR(priv, "Microcode SW error detected. "
  994. " Restarting 0x%X.\n", inta);
  995. priv->isr_stats.sw++;
  996. priv->isr_stats.sw_err = inta;
  997. iwl_irq_handle_error(priv);
  998. handled |= CSR_INT_BIT_SW_ERR;
  999. }
  1000. /*
  1001. * uCode wakes up after power-down sleep.
  1002. * Tell device about any new tx or host commands enqueued,
  1003. * and about any Rx buffers made available while asleep.
  1004. */
  1005. if (inta & CSR_INT_BIT_WAKEUP) {
  1006. IWL_DEBUG_ISR(priv, "Wakeup interrupt\n");
  1007. iwl_rx_queue_update_write_ptr(priv, &priv->rxq);
  1008. for (i = 0; i < priv->hw_params.max_txq_num; i++)
  1009. iwl_txq_update_write_ptr(priv, &priv->txq[i]);
  1010. priv->isr_stats.wakeup++;
  1011. handled |= CSR_INT_BIT_WAKEUP;
  1012. }
  1013. /* All uCode command responses, including Tx command responses,
  1014. * Rx "responses" (frame-received notification), and other
  1015. * notifications from uCode come through here*/
  1016. if (inta & (CSR_INT_BIT_FH_RX | CSR_INT_BIT_SW_RX)) {
  1017. iwl_rx_handle(priv);
  1018. priv->isr_stats.rx++;
  1019. handled |= (CSR_INT_BIT_FH_RX | CSR_INT_BIT_SW_RX);
  1020. }
  1021. /* This "Tx" DMA channel is used only for loading uCode */
  1022. if (inta & CSR_INT_BIT_FH_TX) {
  1023. IWL_DEBUG_ISR(priv, "uCode load interrupt\n");
  1024. priv->isr_stats.tx++;
  1025. handled |= CSR_INT_BIT_FH_TX;
  1026. /* Wake up uCode load routine, now that load is complete */
  1027. priv->ucode_write_complete = 1;
  1028. wake_up_interruptible(&priv->wait_command_queue);
  1029. }
  1030. if (inta & ~handled) {
  1031. IWL_ERR(priv, "Unhandled INTA bits 0x%08x\n", inta & ~handled);
  1032. priv->isr_stats.unhandled++;
  1033. }
  1034. if (inta & ~(priv->inta_mask)) {
  1035. IWL_WARN(priv, "Disabled INTA bits 0x%08x were pending\n",
  1036. inta & ~priv->inta_mask);
  1037. IWL_WARN(priv, " with FH_INT = 0x%08x\n", inta_fh);
  1038. }
  1039. /* Re-enable all interrupts */
  1040. /* only Re-enable if diabled by irq */
  1041. if (test_bit(STATUS_INT_ENABLED, &priv->status))
  1042. iwl_enable_interrupts(priv);
  1043. #ifdef CONFIG_IWLWIFI_DEBUG
  1044. if (iwl_get_debug_level(priv) & (IWL_DL_ISR)) {
  1045. inta = iwl_read32(priv, CSR_INT);
  1046. inta_mask = iwl_read32(priv, CSR_INT_MASK);
  1047. inta_fh = iwl_read32(priv, CSR_FH_INT_STATUS);
  1048. IWL_DEBUG_ISR(priv, "End inta 0x%08x, enabled 0x%08x, fh 0x%08x, "
  1049. "flags 0x%08lx\n", inta, inta_mask, inta_fh, flags);
  1050. }
  1051. #endif
  1052. }
  1053. /* tasklet for iwlagn interrupt */
  1054. static void iwl_irq_tasklet(struct iwl_priv *priv)
  1055. {
  1056. u32 inta = 0;
  1057. u32 handled = 0;
  1058. unsigned long flags;
  1059. u32 i;
  1060. #ifdef CONFIG_IWLWIFI_DEBUG
  1061. u32 inta_mask;
  1062. #endif
  1063. spin_lock_irqsave(&priv->lock, flags);
  1064. /* Ack/clear/reset pending uCode interrupts.
  1065. * Note: Some bits in CSR_INT are "OR" of bits in CSR_FH_INT_STATUS,
  1066. */
  1067. /* There is a hardware bug in the interrupt mask function that some
  1068. * interrupts (i.e. CSR_INT_BIT_SCD) can still be generated even if
  1069. * they are disabled in the CSR_INT_MASK register. Furthermore the
  1070. * ICT interrupt handling mechanism has another bug that might cause
  1071. * these unmasked interrupts fail to be detected. We workaround the
  1072. * hardware bugs here by ACKing all the possible interrupts so that
  1073. * interrupt coalescing can still be achieved.
  1074. */
  1075. iwl_write32(priv, CSR_INT, priv->inta | ~priv->inta_mask);
  1076. inta = priv->inta;
  1077. #ifdef CONFIG_IWLWIFI_DEBUG
  1078. if (iwl_get_debug_level(priv) & IWL_DL_ISR) {
  1079. /* just for debug */
  1080. inta_mask = iwl_read32(priv, CSR_INT_MASK);
  1081. IWL_DEBUG_ISR(priv, "inta 0x%08x, enabled 0x%08x\n ",
  1082. inta, inta_mask);
  1083. }
  1084. #endif
  1085. spin_unlock_irqrestore(&priv->lock, flags);
  1086. /* saved interrupt in inta variable now we can reset priv->inta */
  1087. priv->inta = 0;
  1088. /* Now service all interrupt bits discovered above. */
  1089. if (inta & CSR_INT_BIT_HW_ERR) {
  1090. IWL_ERR(priv, "Hardware error detected. Restarting.\n");
  1091. /* Tell the device to stop sending interrupts */
  1092. iwl_disable_interrupts(priv);
  1093. priv->isr_stats.hw++;
  1094. iwl_irq_handle_error(priv);
  1095. handled |= CSR_INT_BIT_HW_ERR;
  1096. return;
  1097. }
  1098. #ifdef CONFIG_IWLWIFI_DEBUG
  1099. if (iwl_get_debug_level(priv) & (IWL_DL_ISR)) {
  1100. /* NIC fires this, but we don't use it, redundant with WAKEUP */
  1101. if (inta & CSR_INT_BIT_SCD) {
  1102. IWL_DEBUG_ISR(priv, "Scheduler finished to transmit "
  1103. "the frame/frames.\n");
  1104. priv->isr_stats.sch++;
  1105. }
  1106. /* Alive notification via Rx interrupt will do the real work */
  1107. if (inta & CSR_INT_BIT_ALIVE) {
  1108. IWL_DEBUG_ISR(priv, "Alive interrupt\n");
  1109. priv->isr_stats.alive++;
  1110. }
  1111. }
  1112. #endif
  1113. /* Safely ignore these bits for debug checks below */
  1114. inta &= ~(CSR_INT_BIT_SCD | CSR_INT_BIT_ALIVE);
  1115. /* HW RF KILL switch toggled */
  1116. if (inta & CSR_INT_BIT_RF_KILL) {
  1117. int hw_rf_kill = 0;
  1118. if (!(iwl_read32(priv, CSR_GP_CNTRL) &
  1119. CSR_GP_CNTRL_REG_FLAG_HW_RF_KILL_SW))
  1120. hw_rf_kill = 1;
  1121. IWL_WARN(priv, "RF_KILL bit toggled to %s.\n",
  1122. hw_rf_kill ? "disable radio" : "enable radio");
  1123. priv->isr_stats.rfkill++;
  1124. /* driver only loads ucode once setting the interface up.
  1125. * the driver allows loading the ucode even if the radio
  1126. * is killed. Hence update the killswitch state here. The
  1127. * rfkill handler will care about restarting if needed.
  1128. */
  1129. if (!test_bit(STATUS_ALIVE, &priv->status)) {
  1130. if (hw_rf_kill)
  1131. set_bit(STATUS_RF_KILL_HW, &priv->status);
  1132. else
  1133. clear_bit(STATUS_RF_KILL_HW, &priv->status);
  1134. wiphy_rfkill_set_hw_state(priv->hw->wiphy, hw_rf_kill);
  1135. }
  1136. handled |= CSR_INT_BIT_RF_KILL;
  1137. }
  1138. /* Chip got too hot and stopped itself */
  1139. if (inta & CSR_INT_BIT_CT_KILL) {
  1140. IWL_ERR(priv, "Microcode CT kill error detected.\n");
  1141. priv->isr_stats.ctkill++;
  1142. handled |= CSR_INT_BIT_CT_KILL;
  1143. }
  1144. /* Error detected by uCode */
  1145. if (inta & CSR_INT_BIT_SW_ERR) {
  1146. IWL_ERR(priv, "Microcode SW error detected. "
  1147. " Restarting 0x%X.\n", inta);
  1148. priv->isr_stats.sw++;
  1149. priv->isr_stats.sw_err = inta;
  1150. iwl_irq_handle_error(priv);
  1151. handled |= CSR_INT_BIT_SW_ERR;
  1152. }
  1153. /* uCode wakes up after power-down sleep */
  1154. if (inta & CSR_INT_BIT_WAKEUP) {
  1155. IWL_DEBUG_ISR(priv, "Wakeup interrupt\n");
  1156. iwl_rx_queue_update_write_ptr(priv, &priv->rxq);
  1157. for (i = 0; i < priv->hw_params.max_txq_num; i++)
  1158. iwl_txq_update_write_ptr(priv, &priv->txq[i]);
  1159. priv->isr_stats.wakeup++;
  1160. handled |= CSR_INT_BIT_WAKEUP;
  1161. }
  1162. /* All uCode command responses, including Tx command responses,
  1163. * Rx "responses" (frame-received notification), and other
  1164. * notifications from uCode come through here*/
  1165. if (inta & (CSR_INT_BIT_FH_RX | CSR_INT_BIT_SW_RX |
  1166. CSR_INT_BIT_RX_PERIODIC)) {
  1167. IWL_DEBUG_ISR(priv, "Rx interrupt\n");
  1168. if (inta & (CSR_INT_BIT_FH_RX | CSR_INT_BIT_SW_RX)) {
  1169. handled |= (CSR_INT_BIT_FH_RX | CSR_INT_BIT_SW_RX);
  1170. iwl_write32(priv, CSR_FH_INT_STATUS,
  1171. CSR49_FH_INT_RX_MASK);
  1172. }
  1173. if (inta & CSR_INT_BIT_RX_PERIODIC) {
  1174. handled |= CSR_INT_BIT_RX_PERIODIC;
  1175. iwl_write32(priv, CSR_INT, CSR_INT_BIT_RX_PERIODIC);
  1176. }
  1177. /* Sending RX interrupt require many steps to be done in the
  1178. * the device:
  1179. * 1- write interrupt to current index in ICT table.
  1180. * 2- dma RX frame.
  1181. * 3- update RX shared data to indicate last write index.
  1182. * 4- send interrupt.
  1183. * This could lead to RX race, driver could receive RX interrupt
  1184. * but the shared data changes does not reflect this;
  1185. * periodic interrupt will detect any dangling Rx activity.
  1186. */
  1187. /* Disable periodic interrupt; we use it as just a one-shot. */
  1188. iwl_write8(priv, CSR_INT_PERIODIC_REG,
  1189. CSR_INT_PERIODIC_DIS);
  1190. iwl_rx_handle(priv);
  1191. /*
  1192. * Enable periodic interrupt in 8 msec only if we received
  1193. * real RX interrupt (instead of just periodic int), to catch
  1194. * any dangling Rx interrupt. If it was just the periodic
  1195. * interrupt, there was no dangling Rx activity, and no need
  1196. * to extend the periodic interrupt; one-shot is enough.
  1197. */
  1198. if (inta & (CSR_INT_BIT_FH_RX | CSR_INT_BIT_SW_RX))
  1199. iwl_write8(priv, CSR_INT_PERIODIC_REG,
  1200. CSR_INT_PERIODIC_ENA);
  1201. priv->isr_stats.rx++;
  1202. }
  1203. /* This "Tx" DMA channel is used only for loading uCode */
  1204. if (inta & CSR_INT_BIT_FH_TX) {
  1205. iwl_write32(priv, CSR_FH_INT_STATUS, CSR49_FH_INT_TX_MASK);
  1206. IWL_DEBUG_ISR(priv, "uCode load interrupt\n");
  1207. priv->isr_stats.tx++;
  1208. handled |= CSR_INT_BIT_FH_TX;
  1209. /* Wake up uCode load routine, now that load is complete */
  1210. priv->ucode_write_complete = 1;
  1211. wake_up_interruptible(&priv->wait_command_queue);
  1212. }
  1213. if (inta & ~handled) {
  1214. IWL_ERR(priv, "Unhandled INTA bits 0x%08x\n", inta & ~handled);
  1215. priv->isr_stats.unhandled++;
  1216. }
  1217. if (inta & ~(priv->inta_mask)) {
  1218. IWL_WARN(priv, "Disabled INTA bits 0x%08x were pending\n",
  1219. inta & ~priv->inta_mask);
  1220. }
  1221. /* Re-enable all interrupts */
  1222. /* only Re-enable if diabled by irq */
  1223. if (test_bit(STATUS_INT_ENABLED, &priv->status))
  1224. iwl_enable_interrupts(priv);
  1225. }
  1226. /******************************************************************************
  1227. *
  1228. * uCode download functions
  1229. *
  1230. ******************************************************************************/
  1231. static void iwl_dealloc_ucode_pci(struct iwl_priv *priv)
  1232. {
  1233. iwl_free_fw_desc(priv->pci_dev, &priv->ucode_code);
  1234. iwl_free_fw_desc(priv->pci_dev, &priv->ucode_data);
  1235. iwl_free_fw_desc(priv->pci_dev, &priv->ucode_data_backup);
  1236. iwl_free_fw_desc(priv->pci_dev, &priv->ucode_init);
  1237. iwl_free_fw_desc(priv->pci_dev, &priv->ucode_init_data);
  1238. iwl_free_fw_desc(priv->pci_dev, &priv->ucode_boot);
  1239. }
  1240. static void iwl_nic_start(struct iwl_priv *priv)
  1241. {
  1242. /* Remove all resets to allow NIC to operate */
  1243. iwl_write32(priv, CSR_RESET, 0);
  1244. }
  1245. static void iwl_ucode_callback(const struct firmware *ucode_raw, void *context);
  1246. static int iwl_mac_setup_register(struct iwl_priv *priv);
  1247. static int __must_check iwl_request_firmware(struct iwl_priv *priv, bool first)
  1248. {
  1249. const char *name_pre = priv->cfg->fw_name_pre;
  1250. if (first)
  1251. priv->fw_index = priv->cfg->ucode_api_max;
  1252. else
  1253. priv->fw_index--;
  1254. if (priv->fw_index < priv->cfg->ucode_api_min) {
  1255. IWL_ERR(priv, "no suitable firmware found!\n");
  1256. return -ENOENT;
  1257. }
  1258. sprintf(priv->firmware_name, "%s%d%s",
  1259. name_pre, priv->fw_index, ".ucode");
  1260. IWL_DEBUG_INFO(priv, "attempting to load firmware '%s'\n",
  1261. priv->firmware_name);
  1262. return request_firmware_nowait(THIS_MODULE, 1, priv->firmware_name,
  1263. &priv->pci_dev->dev, GFP_KERNEL, priv,
  1264. iwl_ucode_callback);
  1265. }
  1266. /**
  1267. * iwl_ucode_callback - callback when firmware was loaded
  1268. *
  1269. * If loaded successfully, copies the firmware into buffers
  1270. * for the card to fetch (via DMA).
  1271. */
  1272. static void iwl_ucode_callback(const struct firmware *ucode_raw, void *context)
  1273. {
  1274. struct iwl_priv *priv = context;
  1275. struct iwl_ucode_header *ucode;
  1276. const unsigned int api_max = priv->cfg->ucode_api_max;
  1277. const unsigned int api_min = priv->cfg->ucode_api_min;
  1278. u8 *src;
  1279. size_t len;
  1280. u32 api_ver, build;
  1281. u32 inst_size, data_size, init_size, init_data_size, boot_size;
  1282. int err;
  1283. u16 eeprom_ver;
  1284. if (!ucode_raw) {
  1285. IWL_ERR(priv, "request for firmware file '%s' failed.\n",
  1286. priv->firmware_name);
  1287. goto try_again;
  1288. }
  1289. IWL_DEBUG_INFO(priv, "Loaded firmware file '%s' (%zd bytes).\n",
  1290. priv->firmware_name, ucode_raw->size);
  1291. /* Make sure that we got at least the v1 header! */
  1292. if (ucode_raw->size < priv->cfg->ops->ucode->get_header_size(1)) {
  1293. IWL_ERR(priv, "File size way too small!\n");
  1294. goto try_again;
  1295. }
  1296. /* Data from ucode file: header followed by uCode images */
  1297. ucode = (struct iwl_ucode_header *)ucode_raw->data;
  1298. priv->ucode_ver = le32_to_cpu(ucode->ver);
  1299. api_ver = IWL_UCODE_API(priv->ucode_ver);
  1300. build = priv->cfg->ops->ucode->get_build(ucode, api_ver);
  1301. inst_size = priv->cfg->ops->ucode->get_inst_size(ucode, api_ver);
  1302. data_size = priv->cfg->ops->ucode->get_data_size(ucode, api_ver);
  1303. init_size = priv->cfg->ops->ucode->get_init_size(ucode, api_ver);
  1304. init_data_size =
  1305. priv->cfg->ops->ucode->get_init_data_size(ucode, api_ver);
  1306. boot_size = priv->cfg->ops->ucode->get_boot_size(ucode, api_ver);
  1307. src = priv->cfg->ops->ucode->get_data(ucode, api_ver);
  1308. /* api_ver should match the api version forming part of the
  1309. * firmware filename ... but we don't check for that and only rely
  1310. * on the API version read from firmware header from here on forward */
  1311. if (api_ver < api_min || api_ver > api_max) {
  1312. IWL_ERR(priv, "Driver unable to support your firmware API. "
  1313. "Driver supports v%u, firmware is v%u.\n",
  1314. api_max, api_ver);
  1315. goto try_again;
  1316. }
  1317. if (api_ver != api_max)
  1318. IWL_ERR(priv, "Firmware has old API version. Expected v%u, "
  1319. "got v%u. New firmware can be obtained "
  1320. "from http://www.intellinuxwireless.org.\n",
  1321. api_max, api_ver);
  1322. IWL_INFO(priv, "loaded firmware version %u.%u.%u.%u\n",
  1323. IWL_UCODE_MAJOR(priv->ucode_ver),
  1324. IWL_UCODE_MINOR(priv->ucode_ver),
  1325. IWL_UCODE_API(priv->ucode_ver),
  1326. IWL_UCODE_SERIAL(priv->ucode_ver));
  1327. snprintf(priv->hw->wiphy->fw_version,
  1328. sizeof(priv->hw->wiphy->fw_version),
  1329. "%u.%u.%u.%u",
  1330. IWL_UCODE_MAJOR(priv->ucode_ver),
  1331. IWL_UCODE_MINOR(priv->ucode_ver),
  1332. IWL_UCODE_API(priv->ucode_ver),
  1333. IWL_UCODE_SERIAL(priv->ucode_ver));
  1334. if (build)
  1335. IWL_DEBUG_INFO(priv, "Build %u\n", build);
  1336. eeprom_ver = iwl_eeprom_query16(priv, EEPROM_VERSION);
  1337. IWL_DEBUG_INFO(priv, "NVM Type: %s, version: 0x%x\n",
  1338. (priv->nvm_device_type == NVM_DEVICE_TYPE_OTP)
  1339. ? "OTP" : "EEPROM", eeprom_ver);
  1340. IWL_DEBUG_INFO(priv, "f/w package hdr ucode version raw = 0x%x\n",
  1341. priv->ucode_ver);
  1342. IWL_DEBUG_INFO(priv, "f/w package hdr runtime inst size = %u\n",
  1343. inst_size);
  1344. IWL_DEBUG_INFO(priv, "f/w package hdr runtime data size = %u\n",
  1345. data_size);
  1346. IWL_DEBUG_INFO(priv, "f/w package hdr init inst size = %u\n",
  1347. init_size);
  1348. IWL_DEBUG_INFO(priv, "f/w package hdr init data size = %u\n",
  1349. init_data_size);
  1350. IWL_DEBUG_INFO(priv, "f/w package hdr boot inst size = %u\n",
  1351. boot_size);
  1352. /*
  1353. * For any of the failures below (before allocating pci memory)
  1354. * we will try to load a version with a smaller API -- maybe the
  1355. * user just got a corrupted version of the latest API.
  1356. */
  1357. /* Verify size of file vs. image size info in file's header */
  1358. if (ucode_raw->size !=
  1359. priv->cfg->ops->ucode->get_header_size(api_ver) +
  1360. inst_size + data_size + init_size +
  1361. init_data_size + boot_size) {
  1362. IWL_DEBUG_INFO(priv,
  1363. "uCode file size %d does not match expected size\n",
  1364. (int)ucode_raw->size);
  1365. goto try_again;
  1366. }
  1367. /* Verify that uCode images will fit in card's SRAM */
  1368. if (inst_size > priv->hw_params.max_inst_size) {
  1369. IWL_DEBUG_INFO(priv, "uCode instr len %d too large to fit in\n",
  1370. inst_size);
  1371. goto try_again;
  1372. }
  1373. if (data_size > priv->hw_params.max_data_size) {
  1374. IWL_DEBUG_INFO(priv, "uCode data len %d too large to fit in\n",
  1375. data_size);
  1376. goto try_again;
  1377. }
  1378. if (init_size > priv->hw_params.max_inst_size) {
  1379. IWL_INFO(priv, "uCode init instr len %d too large to fit in\n",
  1380. init_size);
  1381. goto try_again;
  1382. }
  1383. if (init_data_size > priv->hw_params.max_data_size) {
  1384. IWL_INFO(priv, "uCode init data len %d too large to fit in\n",
  1385. init_data_size);
  1386. goto try_again;
  1387. }
  1388. if (boot_size > priv->hw_params.max_bsm_size) {
  1389. IWL_INFO(priv, "uCode boot instr len %d too large to fit in\n",
  1390. boot_size);
  1391. goto try_again;
  1392. }
  1393. /* Allocate ucode buffers for card's bus-master loading ... */
  1394. /* Runtime instructions and 2 copies of data:
  1395. * 1) unmodified from disk
  1396. * 2) backup cache for save/restore during power-downs */
  1397. priv->ucode_code.len = inst_size;
  1398. iwl_alloc_fw_desc(priv->pci_dev, &priv->ucode_code);
  1399. priv->ucode_data.len = data_size;
  1400. iwl_alloc_fw_desc(priv->pci_dev, &priv->ucode_data);
  1401. priv->ucode_data_backup.len = data_size;
  1402. iwl_alloc_fw_desc(priv->pci_dev, &priv->ucode_data_backup);
  1403. if (!priv->ucode_code.v_addr || !priv->ucode_data.v_addr ||
  1404. !priv->ucode_data_backup.v_addr)
  1405. goto err_pci_alloc;
  1406. /* Initialization instructions and data */
  1407. if (init_size && init_data_size) {
  1408. priv->ucode_init.len = init_size;
  1409. iwl_alloc_fw_desc(priv->pci_dev, &priv->ucode_init);
  1410. priv->ucode_init_data.len = init_data_size;
  1411. iwl_alloc_fw_desc(priv->pci_dev, &priv->ucode_init_data);
  1412. if (!priv->ucode_init.v_addr || !priv->ucode_init_data.v_addr)
  1413. goto err_pci_alloc;
  1414. }
  1415. /* Bootstrap (instructions only, no data) */
  1416. if (boot_size) {
  1417. priv->ucode_boot.len = boot_size;
  1418. iwl_alloc_fw_desc(priv->pci_dev, &priv->ucode_boot);
  1419. if (!priv->ucode_boot.v_addr)
  1420. goto err_pci_alloc;
  1421. }
  1422. /* Copy images into buffers for card's bus-master reads ... */
  1423. /* Runtime instructions (first block of data in file) */
  1424. len = inst_size;
  1425. IWL_DEBUG_INFO(priv, "Copying (but not loading) uCode instr len %Zd\n", len);
  1426. memcpy(priv->ucode_code.v_addr, src, len);
  1427. src += len;
  1428. IWL_DEBUG_INFO(priv, "uCode instr buf vaddr = 0x%p, paddr = 0x%08x\n",
  1429. priv->ucode_code.v_addr, (u32)priv->ucode_code.p_addr);
  1430. /* Runtime data (2nd block)
  1431. * NOTE: Copy into backup buffer will be done in iwl_up() */
  1432. len = data_size;
  1433. IWL_DEBUG_INFO(priv, "Copying (but not loading) uCode data len %Zd\n", len);
  1434. memcpy(priv->ucode_data.v_addr, src, len);
  1435. memcpy(priv->ucode_data_backup.v_addr, src, len);
  1436. src += len;
  1437. /* Initialization instructions (3rd block) */
  1438. if (init_size) {
  1439. len = init_size;
  1440. IWL_DEBUG_INFO(priv, "Copying (but not loading) init instr len %Zd\n",
  1441. len);
  1442. memcpy(priv->ucode_init.v_addr, src, len);
  1443. src += len;
  1444. }
  1445. /* Initialization data (4th block) */
  1446. if (init_data_size) {
  1447. len = init_data_size;
  1448. IWL_DEBUG_INFO(priv, "Copying (but not loading) init data len %Zd\n",
  1449. len);
  1450. memcpy(priv->ucode_init_data.v_addr, src, len);
  1451. src += len;
  1452. }
  1453. /* Bootstrap instructions (5th block) */
  1454. len = boot_size;
  1455. IWL_DEBUG_INFO(priv, "Copying (but not loading) boot instr len %Zd\n", len);
  1456. memcpy(priv->ucode_boot.v_addr, src, len);
  1457. /**************************************************
  1458. * This is still part of probe() in a sense...
  1459. *
  1460. * 9. Setup and register with mac80211 and debugfs
  1461. **************************************************/
  1462. err = iwl_mac_setup_register(priv);
  1463. if (err)
  1464. goto out_unbind;
  1465. err = iwl_dbgfs_register(priv, DRV_NAME);
  1466. if (err)
  1467. IWL_ERR(priv, "failed to create debugfs files. Ignoring error: %d\n", err);
  1468. /* We have our copies now, allow OS release its copies */
  1469. release_firmware(ucode_raw);
  1470. return;
  1471. try_again:
  1472. /* try next, if any */
  1473. if (iwl_request_firmware(priv, false))
  1474. goto out_unbind;
  1475. release_firmware(ucode_raw);
  1476. return;
  1477. err_pci_alloc:
  1478. IWL_ERR(priv, "failed to allocate pci memory\n");
  1479. iwl_dealloc_ucode_pci(priv);
  1480. out_unbind:
  1481. device_release_driver(&priv->pci_dev->dev);
  1482. release_firmware(ucode_raw);
  1483. }
  1484. static const char *desc_lookup_text[] = {
  1485. "OK",
  1486. "FAIL",
  1487. "BAD_PARAM",
  1488. "BAD_CHECKSUM",
  1489. "NMI_INTERRUPT_WDG",
  1490. "SYSASSERT",
  1491. "FATAL_ERROR",
  1492. "BAD_COMMAND",
  1493. "HW_ERROR_TUNE_LOCK",
  1494. "HW_ERROR_TEMPERATURE",
  1495. "ILLEGAL_CHAN_FREQ",
  1496. "VCC_NOT_STABLE",
  1497. "FH_ERROR",
  1498. "NMI_INTERRUPT_HOST",
  1499. "NMI_INTERRUPT_ACTION_PT",
  1500. "NMI_INTERRUPT_UNKNOWN",
  1501. "UCODE_VERSION_MISMATCH",
  1502. "HW_ERROR_ABS_LOCK",
  1503. "HW_ERROR_CAL_LOCK_FAIL",
  1504. "NMI_INTERRUPT_INST_ACTION_PT",
  1505. "NMI_INTERRUPT_DATA_ACTION_PT",
  1506. "NMI_TRM_HW_ER",
  1507. "NMI_INTERRUPT_TRM",
  1508. "NMI_INTERRUPT_BREAK_POINT"
  1509. "DEBUG_0",
  1510. "DEBUG_1",
  1511. "DEBUG_2",
  1512. "DEBUG_3",
  1513. "ADVANCED SYSASSERT"
  1514. };
  1515. static const char *desc_lookup(int i)
  1516. {
  1517. int max = ARRAY_SIZE(desc_lookup_text) - 1;
  1518. if (i < 0 || i > max)
  1519. i = max;
  1520. return desc_lookup_text[i];
  1521. }
  1522. #define ERROR_START_OFFSET (1 * sizeof(u32))
  1523. #define ERROR_ELEM_SIZE (7 * sizeof(u32))
  1524. void iwl_dump_nic_error_log(struct iwl_priv *priv)
  1525. {
  1526. u32 data2, line;
  1527. u32 desc, time, count, base, data1;
  1528. u32 blink1, blink2, ilink1, ilink2;
  1529. if (priv->ucode_type == UCODE_INIT)
  1530. base = le32_to_cpu(priv->card_alive_init.error_event_table_ptr);
  1531. else
  1532. base = le32_to_cpu(priv->card_alive.error_event_table_ptr);
  1533. if (!priv->cfg->ops->lib->is_valid_rtc_data_addr(base)) {
  1534. IWL_ERR(priv,
  1535. "Not valid error log pointer 0x%08X for %s uCode\n",
  1536. base, (priv->ucode_type == UCODE_INIT) ? "Init" : "RT");
  1537. return;
  1538. }
  1539. count = iwl_read_targ_mem(priv, base);
  1540. if (ERROR_START_OFFSET <= count * ERROR_ELEM_SIZE) {
  1541. IWL_ERR(priv, "Start IWL Error Log Dump:\n");
  1542. IWL_ERR(priv, "Status: 0x%08lX, count: %d\n",
  1543. priv->status, count);
  1544. }
  1545. desc = iwl_read_targ_mem(priv, base + 1 * sizeof(u32));
  1546. blink1 = iwl_read_targ_mem(priv, base + 3 * sizeof(u32));
  1547. blink2 = iwl_read_targ_mem(priv, base + 4 * sizeof(u32));
  1548. ilink1 = iwl_read_targ_mem(priv, base + 5 * sizeof(u32));
  1549. ilink2 = iwl_read_targ_mem(priv, base + 6 * sizeof(u32));
  1550. data1 = iwl_read_targ_mem(priv, base + 7 * sizeof(u32));
  1551. data2 = iwl_read_targ_mem(priv, base + 8 * sizeof(u32));
  1552. line = iwl_read_targ_mem(priv, base + 9 * sizeof(u32));
  1553. time = iwl_read_targ_mem(priv, base + 11 * sizeof(u32));
  1554. trace_iwlwifi_dev_ucode_error(priv, desc, time, data1, data2, line,
  1555. blink1, blink2, ilink1, ilink2);
  1556. IWL_ERR(priv, "Desc Time "
  1557. "data1 data2 line\n");
  1558. IWL_ERR(priv, "%-28s (#%02d) %010u 0x%08X 0x%08X %u\n",
  1559. desc_lookup(desc), desc, time, data1, data2, line);
  1560. IWL_ERR(priv, "blink1 blink2 ilink1 ilink2\n");
  1561. IWL_ERR(priv, "0x%05X 0x%05X 0x%05X 0x%05X\n", blink1, blink2,
  1562. ilink1, ilink2);
  1563. }
  1564. #define EVENT_START_OFFSET (4 * sizeof(u32))
  1565. /**
  1566. * iwl_print_event_log - Dump error event log to syslog
  1567. *
  1568. */
  1569. static int iwl_print_event_log(struct iwl_priv *priv, u32 start_idx,
  1570. u32 num_events, u32 mode,
  1571. int pos, char **buf, size_t bufsz)
  1572. {
  1573. u32 i;
  1574. u32 base; /* SRAM byte address of event log header */
  1575. u32 event_size; /* 2 u32s, or 3 u32s if timestamp recorded */
  1576. u32 ptr; /* SRAM byte address of log data */
  1577. u32 ev, time, data; /* event log data */
  1578. unsigned long reg_flags;
  1579. if (num_events == 0)
  1580. return pos;
  1581. if (priv->ucode_type == UCODE_INIT)
  1582. base = le32_to_cpu(priv->card_alive_init.log_event_table_ptr);
  1583. else
  1584. base = le32_to_cpu(priv->card_alive.log_event_table_ptr);
  1585. if (mode == 0)
  1586. event_size = 2 * sizeof(u32);
  1587. else
  1588. event_size = 3 * sizeof(u32);
  1589. ptr = base + EVENT_START_OFFSET + (start_idx * event_size);
  1590. /* Make sure device is powered up for SRAM reads */
  1591. spin_lock_irqsave(&priv->reg_lock, reg_flags);
  1592. iwl_grab_nic_access(priv);
  1593. /* Set starting address; reads will auto-increment */
  1594. _iwl_write_direct32(priv, HBUS_TARG_MEM_RADDR, ptr);
  1595. rmb();
  1596. /* "time" is actually "data" for mode 0 (no timestamp).
  1597. * place event id # at far right for easier visual parsing. */
  1598. for (i = 0; i < num_events; i++) {
  1599. ev = _iwl_read_direct32(priv, HBUS_TARG_MEM_RDAT);
  1600. time = _iwl_read_direct32(priv, HBUS_TARG_MEM_RDAT);
  1601. if (mode == 0) {
  1602. /* data, ev */
  1603. if (bufsz) {
  1604. pos += scnprintf(*buf + pos, bufsz - pos,
  1605. "EVT_LOG:0x%08x:%04u\n",
  1606. time, ev);
  1607. } else {
  1608. trace_iwlwifi_dev_ucode_event(priv, 0,
  1609. time, ev);
  1610. IWL_ERR(priv, "EVT_LOG:0x%08x:%04u\n",
  1611. time, ev);
  1612. }
  1613. } else {
  1614. data = _iwl_read_direct32(priv, HBUS_TARG_MEM_RDAT);
  1615. if (bufsz) {
  1616. pos += scnprintf(*buf + pos, bufsz - pos,
  1617. "EVT_LOGT:%010u:0x%08x:%04u\n",
  1618. time, data, ev);
  1619. } else {
  1620. IWL_ERR(priv, "EVT_LOGT:%010u:0x%08x:%04u\n",
  1621. time, data, ev);
  1622. trace_iwlwifi_dev_ucode_event(priv, time,
  1623. data, ev);
  1624. }
  1625. }
  1626. }
  1627. /* Allow device to power down */
  1628. iwl_release_nic_access(priv);
  1629. spin_unlock_irqrestore(&priv->reg_lock, reg_flags);
  1630. return pos;
  1631. }
  1632. /**
  1633. * iwl_print_last_event_logs - Dump the newest # of event log to syslog
  1634. */
  1635. static int iwl_print_last_event_logs(struct iwl_priv *priv, u32 capacity,
  1636. u32 num_wraps, u32 next_entry,
  1637. u32 size, u32 mode,
  1638. int pos, char **buf, size_t bufsz)
  1639. {
  1640. /*
  1641. * display the newest DEFAULT_LOG_ENTRIES entries
  1642. * i.e the entries just before the next ont that uCode would fill.
  1643. */
  1644. if (num_wraps) {
  1645. if (next_entry < size) {
  1646. pos = iwl_print_event_log(priv,
  1647. capacity - (size - next_entry),
  1648. size - next_entry, mode,
  1649. pos, buf, bufsz);
  1650. pos = iwl_print_event_log(priv, 0,
  1651. next_entry, mode,
  1652. pos, buf, bufsz);
  1653. } else
  1654. pos = iwl_print_event_log(priv, next_entry - size,
  1655. size, mode, pos, buf, bufsz);
  1656. } else {
  1657. if (next_entry < size) {
  1658. pos = iwl_print_event_log(priv, 0, next_entry,
  1659. mode, pos, buf, bufsz);
  1660. } else {
  1661. pos = iwl_print_event_log(priv, next_entry - size,
  1662. size, mode, pos, buf, bufsz);
  1663. }
  1664. }
  1665. return pos;
  1666. }
  1667. /* For sanity check only. Actual size is determined by uCode, typ. 512 */
  1668. #define MAX_EVENT_LOG_SIZE (512)
  1669. #define DEFAULT_DUMP_EVENT_LOG_ENTRIES (20)
  1670. int iwl_dump_nic_event_log(struct iwl_priv *priv, bool full_log,
  1671. char **buf, bool display)
  1672. {
  1673. u32 base; /* SRAM byte address of event log header */
  1674. u32 capacity; /* event log capacity in # entries */
  1675. u32 mode; /* 0 - no timestamp, 1 - timestamp recorded */
  1676. u32 num_wraps; /* # times uCode wrapped to top of log */
  1677. u32 next_entry; /* index of next entry to be written by uCode */
  1678. u32 size; /* # entries that we'll print */
  1679. int pos = 0;
  1680. size_t bufsz = 0;
  1681. if (priv->ucode_type == UCODE_INIT)
  1682. base = le32_to_cpu(priv->card_alive_init.log_event_table_ptr);
  1683. else
  1684. base = le32_to_cpu(priv->card_alive.log_event_table_ptr);
  1685. if (!priv->cfg->ops->lib->is_valid_rtc_data_addr(base)) {
  1686. IWL_ERR(priv,
  1687. "Invalid event log pointer 0x%08X for %s uCode\n",
  1688. base, (priv->ucode_type == UCODE_INIT) ? "Init" : "RT");
  1689. return -EINVAL;
  1690. }
  1691. /* event log header */
  1692. capacity = iwl_read_targ_mem(priv, base);
  1693. mode = iwl_read_targ_mem(priv, base + (1 * sizeof(u32)));
  1694. num_wraps = iwl_read_targ_mem(priv, base + (2 * sizeof(u32)));
  1695. next_entry = iwl_read_targ_mem(priv, base + (3 * sizeof(u32)));
  1696. if (capacity > MAX_EVENT_LOG_SIZE) {
  1697. IWL_ERR(priv, "Log capacity %d is bogus, limit to %d entries\n",
  1698. capacity, MAX_EVENT_LOG_SIZE);
  1699. capacity = MAX_EVENT_LOG_SIZE;
  1700. }
  1701. if (next_entry > MAX_EVENT_LOG_SIZE) {
  1702. IWL_ERR(priv, "Log write index %d is bogus, limit to %d\n",
  1703. next_entry, MAX_EVENT_LOG_SIZE);
  1704. next_entry = MAX_EVENT_LOG_SIZE;
  1705. }
  1706. size = num_wraps ? capacity : next_entry;
  1707. /* bail out if nothing in log */
  1708. if (size == 0) {
  1709. IWL_ERR(priv, "Start IWL Event Log Dump: nothing in log\n");
  1710. return pos;
  1711. }
  1712. #ifdef CONFIG_IWLWIFI_DEBUG
  1713. if (!(iwl_get_debug_level(priv) & IWL_DL_FW_ERRORS) && !full_log)
  1714. size = (size > DEFAULT_DUMP_EVENT_LOG_ENTRIES)
  1715. ? DEFAULT_DUMP_EVENT_LOG_ENTRIES : size;
  1716. #else
  1717. size = (size > DEFAULT_DUMP_EVENT_LOG_ENTRIES)
  1718. ? DEFAULT_DUMP_EVENT_LOG_ENTRIES : size;
  1719. #endif
  1720. IWL_ERR(priv, "Start IWL Event Log Dump: display last %u entries\n",
  1721. size);
  1722. #ifdef CONFIG_IWLWIFI_DEBUG
  1723. if (display) {
  1724. if (full_log)
  1725. bufsz = capacity * 48;
  1726. else
  1727. bufsz = size * 48;
  1728. *buf = kmalloc(bufsz, GFP_KERNEL);
  1729. if (!*buf)
  1730. return -ENOMEM;
  1731. }
  1732. if ((iwl_get_debug_level(priv) & IWL_DL_FW_ERRORS) || full_log) {
  1733. /*
  1734. * if uCode has wrapped back to top of log,
  1735. * start at the oldest entry,
  1736. * i.e the next one that uCode would fill.
  1737. */
  1738. if (num_wraps)
  1739. pos = iwl_print_event_log(priv, next_entry,
  1740. capacity - next_entry, mode,
  1741. pos, buf, bufsz);
  1742. /* (then/else) start at top of log */
  1743. pos = iwl_print_event_log(priv, 0,
  1744. next_entry, mode, pos, buf, bufsz);
  1745. } else
  1746. pos = iwl_print_last_event_logs(priv, capacity, num_wraps,
  1747. next_entry, size, mode,
  1748. pos, buf, bufsz);
  1749. #else
  1750. pos = iwl_print_last_event_logs(priv, capacity, num_wraps,
  1751. next_entry, size, mode,
  1752. pos, buf, bufsz);
  1753. #endif
  1754. return pos;
  1755. }
  1756. /**
  1757. * iwl_alive_start - called after REPLY_ALIVE notification received
  1758. * from protocol/runtime uCode (initialization uCode's
  1759. * Alive gets handled by iwl_init_alive_start()).
  1760. */
  1761. static void iwl_alive_start(struct iwl_priv *priv)
  1762. {
  1763. int ret = 0;
  1764. IWL_DEBUG_INFO(priv, "Runtime Alive received.\n");
  1765. if (priv->card_alive.is_valid != UCODE_VALID_OK) {
  1766. /* We had an error bringing up the hardware, so take it
  1767. * all the way back down so we can try again */
  1768. IWL_DEBUG_INFO(priv, "Alive failed.\n");
  1769. goto restart;
  1770. }
  1771. /* Initialize uCode has loaded Runtime uCode ... verify inst image.
  1772. * This is a paranoid check, because we would not have gotten the
  1773. * "runtime" alive if code weren't properly loaded. */
  1774. if (iwl_verify_ucode(priv)) {
  1775. /* Runtime instruction load was bad;
  1776. * take it all the way back down so we can try again */
  1777. IWL_DEBUG_INFO(priv, "Bad runtime uCode load.\n");
  1778. goto restart;
  1779. }
  1780. iwl_clear_stations_table(priv);
  1781. ret = priv->cfg->ops->lib->alive_notify(priv);
  1782. if (ret) {
  1783. IWL_WARN(priv,
  1784. "Could not complete ALIVE transition [ntf]: %d\n", ret);
  1785. goto restart;
  1786. }
  1787. /* After the ALIVE response, we can send host commands to the uCode */
  1788. set_bit(STATUS_ALIVE, &priv->status);
  1789. if (iwl_is_rfkill(priv))
  1790. return;
  1791. ieee80211_wake_queues(priv->hw);
  1792. priv->active_rate = priv->rates_mask;
  1793. priv->active_rate_basic = priv->rates_mask & IWL_BASIC_RATES_MASK;
  1794. /* Configure Tx antenna selection based on H/W config */
  1795. if (priv->cfg->ops->hcmd->set_tx_ant)
  1796. priv->cfg->ops->hcmd->set_tx_ant(priv, priv->cfg->valid_tx_ant);
  1797. if (iwl_is_associated(priv)) {
  1798. struct iwl_rxon_cmd *active_rxon =
  1799. (struct iwl_rxon_cmd *)&priv->active_rxon;
  1800. /* apply any changes in staging */
  1801. priv->staging_rxon.filter_flags |= RXON_FILTER_ASSOC_MSK;
  1802. active_rxon->filter_flags &= ~RXON_FILTER_ASSOC_MSK;
  1803. } else {
  1804. /* Initialize our rx_config data */
  1805. iwl_connection_init_rx_config(priv, priv->iw_mode);
  1806. if (priv->cfg->ops->hcmd->set_rxon_chain)
  1807. priv->cfg->ops->hcmd->set_rxon_chain(priv);
  1808. memcpy(priv->staging_rxon.node_addr, priv->mac_addr, ETH_ALEN);
  1809. }
  1810. /* Configure Bluetooth device coexistence support */
  1811. iwl_send_bt_config(priv);
  1812. iwl_reset_run_time_calib(priv);
  1813. /* Configure the adapter for unassociated operation */
  1814. iwlcore_commit_rxon(priv);
  1815. /* At this point, the NIC is initialized and operational */
  1816. iwl_rf_kill_ct_config(priv);
  1817. iwl_leds_init(priv);
  1818. IWL_DEBUG_INFO(priv, "ALIVE processing complete.\n");
  1819. set_bit(STATUS_READY, &priv->status);
  1820. wake_up_interruptible(&priv->wait_command_queue);
  1821. iwl_power_update_mode(priv, true);
  1822. /* reassociate for ADHOC mode */
  1823. if (priv->vif && (priv->iw_mode == NL80211_IFTYPE_ADHOC)) {
  1824. struct sk_buff *beacon = ieee80211_beacon_get(priv->hw,
  1825. priv->vif);
  1826. if (beacon)
  1827. iwl_mac_beacon_update(priv->hw, beacon);
  1828. }
  1829. if (test_and_clear_bit(STATUS_MODE_PENDING, &priv->status))
  1830. iwl_set_mode(priv, priv->iw_mode);
  1831. return;
  1832. restart:
  1833. queue_work(priv->workqueue, &priv->restart);
  1834. }
  1835. static void iwl_cancel_deferred_work(struct iwl_priv *priv);
  1836. static void __iwl_down(struct iwl_priv *priv)
  1837. {
  1838. unsigned long flags;
  1839. int exit_pending = test_bit(STATUS_EXIT_PENDING, &priv->status);
  1840. IWL_DEBUG_INFO(priv, DRV_NAME " is going down\n");
  1841. if (!exit_pending)
  1842. set_bit(STATUS_EXIT_PENDING, &priv->status);
  1843. iwl_clear_stations_table(priv);
  1844. /* Unblock any waiting calls */
  1845. wake_up_interruptible_all(&priv->wait_command_queue);
  1846. /* Wipe out the EXIT_PENDING status bit if we are not actually
  1847. * exiting the module */
  1848. if (!exit_pending)
  1849. clear_bit(STATUS_EXIT_PENDING, &priv->status);
  1850. /* stop and reset the on-board processor */
  1851. iwl_write32(priv, CSR_RESET, CSR_RESET_REG_FLAG_NEVO_RESET);
  1852. /* tell the device to stop sending interrupts */
  1853. spin_lock_irqsave(&priv->lock, flags);
  1854. iwl_disable_interrupts(priv);
  1855. spin_unlock_irqrestore(&priv->lock, flags);
  1856. iwl_synchronize_irq(priv);
  1857. if (priv->mac80211_registered)
  1858. ieee80211_stop_queues(priv->hw);
  1859. /* If we have not previously called iwl_init() then
  1860. * clear all bits but the RF Kill bit and return */
  1861. if (!iwl_is_init(priv)) {
  1862. priv->status = test_bit(STATUS_RF_KILL_HW, &priv->status) <<
  1863. STATUS_RF_KILL_HW |
  1864. test_bit(STATUS_GEO_CONFIGURED, &priv->status) <<
  1865. STATUS_GEO_CONFIGURED |
  1866. test_bit(STATUS_EXIT_PENDING, &priv->status) <<
  1867. STATUS_EXIT_PENDING;
  1868. goto exit;
  1869. }
  1870. /* ...otherwise clear out all the status bits but the RF Kill
  1871. * bit and continue taking the NIC down. */
  1872. priv->status &= test_bit(STATUS_RF_KILL_HW, &priv->status) <<
  1873. STATUS_RF_KILL_HW |
  1874. test_bit(STATUS_GEO_CONFIGURED, &priv->status) <<
  1875. STATUS_GEO_CONFIGURED |
  1876. test_bit(STATUS_FW_ERROR, &priv->status) <<
  1877. STATUS_FW_ERROR |
  1878. test_bit(STATUS_EXIT_PENDING, &priv->status) <<
  1879. STATUS_EXIT_PENDING;
  1880. /* device going down, Stop using ICT table */
  1881. iwl_disable_ict(priv);
  1882. iwl_txq_ctx_stop(priv);
  1883. iwl_rxq_stop(priv);
  1884. /* Power-down device's busmaster DMA clocks */
  1885. iwl_write_prph(priv, APMG_CLK_DIS_REG, APMG_CLK_VAL_DMA_CLK_RQT);
  1886. udelay(5);
  1887. /* Make sure (redundant) we've released our request to stay awake */
  1888. iwl_clear_bit(priv, CSR_GP_CNTRL, CSR_GP_CNTRL_REG_FLAG_MAC_ACCESS_REQ);
  1889. /* Stop the device, and put it in low power state */
  1890. priv->cfg->ops->lib->apm_ops.stop(priv);
  1891. exit:
  1892. memset(&priv->card_alive, 0, sizeof(struct iwl_alive_resp));
  1893. if (priv->ibss_beacon)
  1894. dev_kfree_skb(priv->ibss_beacon);
  1895. priv->ibss_beacon = NULL;
  1896. /* clear out any free frames */
  1897. iwl_clear_free_frames(priv);
  1898. }
  1899. static void iwl_down(struct iwl_priv *priv)
  1900. {
  1901. mutex_lock(&priv->mutex);
  1902. __iwl_down(priv);
  1903. mutex_unlock(&priv->mutex);
  1904. iwl_cancel_deferred_work(priv);
  1905. }
  1906. #define HW_READY_TIMEOUT (50)
  1907. static int iwl_set_hw_ready(struct iwl_priv *priv)
  1908. {
  1909. int ret = 0;
  1910. iwl_set_bit(priv, CSR_HW_IF_CONFIG_REG,
  1911. CSR_HW_IF_CONFIG_REG_BIT_NIC_READY);
  1912. /* See if we got it */
  1913. ret = iwl_poll_bit(priv, CSR_HW_IF_CONFIG_REG,
  1914. CSR_HW_IF_CONFIG_REG_BIT_NIC_READY,
  1915. CSR_HW_IF_CONFIG_REG_BIT_NIC_READY,
  1916. HW_READY_TIMEOUT);
  1917. if (ret != -ETIMEDOUT)
  1918. priv->hw_ready = true;
  1919. else
  1920. priv->hw_ready = false;
  1921. IWL_DEBUG_INFO(priv, "hardware %s\n",
  1922. (priv->hw_ready == 1) ? "ready" : "not ready");
  1923. return ret;
  1924. }
  1925. static int iwl_prepare_card_hw(struct iwl_priv *priv)
  1926. {
  1927. int ret = 0;
  1928. IWL_DEBUG_INFO(priv, "iwl_prepare_card_hw enter \n");
  1929. ret = iwl_set_hw_ready(priv);
  1930. if (priv->hw_ready)
  1931. return ret;
  1932. /* If HW is not ready, prepare the conditions to check again */
  1933. iwl_set_bit(priv, CSR_HW_IF_CONFIG_REG,
  1934. CSR_HW_IF_CONFIG_REG_PREPARE);
  1935. ret = iwl_poll_bit(priv, CSR_HW_IF_CONFIG_REG,
  1936. ~CSR_HW_IF_CONFIG_REG_BIT_NIC_PREPARE_DONE,
  1937. CSR_HW_IF_CONFIG_REG_BIT_NIC_PREPARE_DONE, 150000);
  1938. /* HW should be ready by now, check again. */
  1939. if (ret != -ETIMEDOUT)
  1940. iwl_set_hw_ready(priv);
  1941. return ret;
  1942. }
  1943. #define MAX_HW_RESTARTS 5
  1944. static int __iwl_up(struct iwl_priv *priv)
  1945. {
  1946. int i;
  1947. int ret;
  1948. if (test_bit(STATUS_EXIT_PENDING, &priv->status)) {
  1949. IWL_WARN(priv, "Exit pending; will not bring the NIC up\n");
  1950. return -EIO;
  1951. }
  1952. if (!priv->ucode_data_backup.v_addr || !priv->ucode_data.v_addr) {
  1953. IWL_ERR(priv, "ucode not available for device bringup\n");
  1954. return -EIO;
  1955. }
  1956. iwl_prepare_card_hw(priv);
  1957. if (!priv->hw_ready) {
  1958. IWL_WARN(priv, "Exit HW not ready\n");
  1959. return -EIO;
  1960. }
  1961. /* If platform's RF_KILL switch is NOT set to KILL */
  1962. if (iwl_read32(priv, CSR_GP_CNTRL) & CSR_GP_CNTRL_REG_FLAG_HW_RF_KILL_SW)
  1963. clear_bit(STATUS_RF_KILL_HW, &priv->status);
  1964. else
  1965. set_bit(STATUS_RF_KILL_HW, &priv->status);
  1966. if (iwl_is_rfkill(priv)) {
  1967. wiphy_rfkill_set_hw_state(priv->hw->wiphy, true);
  1968. iwl_enable_interrupts(priv);
  1969. IWL_WARN(priv, "Radio disabled by HW RF Kill switch\n");
  1970. return 0;
  1971. }
  1972. iwl_write32(priv, CSR_INT, 0xFFFFFFFF);
  1973. ret = iwl_hw_nic_init(priv);
  1974. if (ret) {
  1975. IWL_ERR(priv, "Unable to init nic\n");
  1976. return ret;
  1977. }
  1978. /* make sure rfkill handshake bits are cleared */
  1979. iwl_write32(priv, CSR_UCODE_DRV_GP1_CLR, CSR_UCODE_SW_BIT_RFKILL);
  1980. iwl_write32(priv, CSR_UCODE_DRV_GP1_CLR,
  1981. CSR_UCODE_DRV_GP1_BIT_CMD_BLOCKED);
  1982. /* clear (again), then enable host interrupts */
  1983. iwl_write32(priv, CSR_INT, 0xFFFFFFFF);
  1984. iwl_enable_interrupts(priv);
  1985. /* really make sure rfkill handshake bits are cleared */
  1986. iwl_write32(priv, CSR_UCODE_DRV_GP1_CLR, CSR_UCODE_SW_BIT_RFKILL);
  1987. iwl_write32(priv, CSR_UCODE_DRV_GP1_CLR, CSR_UCODE_SW_BIT_RFKILL);
  1988. /* Copy original ucode data image from disk into backup cache.
  1989. * This will be used to initialize the on-board processor's
  1990. * data SRAM for a clean start when the runtime program first loads. */
  1991. memcpy(priv->ucode_data_backup.v_addr, priv->ucode_data.v_addr,
  1992. priv->ucode_data.len);
  1993. for (i = 0; i < MAX_HW_RESTARTS; i++) {
  1994. iwl_clear_stations_table(priv);
  1995. /* load bootstrap state machine,
  1996. * load bootstrap program into processor's memory,
  1997. * prepare to load the "initialize" uCode */
  1998. ret = priv->cfg->ops->lib->load_ucode(priv);
  1999. if (ret) {
  2000. IWL_ERR(priv, "Unable to set up bootstrap uCode: %d\n",
  2001. ret);
  2002. continue;
  2003. }
  2004. /* start card; "initialize" will load runtime ucode */
  2005. iwl_nic_start(priv);
  2006. IWL_DEBUG_INFO(priv, DRV_NAME " is coming up\n");
  2007. return 0;
  2008. }
  2009. set_bit(STATUS_EXIT_PENDING, &priv->status);
  2010. __iwl_down(priv);
  2011. clear_bit(STATUS_EXIT_PENDING, &priv->status);
  2012. /* tried to restart and config the device for as long as our
  2013. * patience could withstand */
  2014. IWL_ERR(priv, "Unable to initialize device after %d attempts.\n", i);
  2015. return -EIO;
  2016. }
  2017. /*****************************************************************************
  2018. *
  2019. * Workqueue callbacks
  2020. *
  2021. *****************************************************************************/
  2022. static void iwl_bg_init_alive_start(struct work_struct *data)
  2023. {
  2024. struct iwl_priv *priv =
  2025. container_of(data, struct iwl_priv, init_alive_start.work);
  2026. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  2027. return;
  2028. mutex_lock(&priv->mutex);
  2029. priv->cfg->ops->lib->init_alive_start(priv);
  2030. mutex_unlock(&priv->mutex);
  2031. }
  2032. static void iwl_bg_alive_start(struct work_struct *data)
  2033. {
  2034. struct iwl_priv *priv =
  2035. container_of(data, struct iwl_priv, alive_start.work);
  2036. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  2037. return;
  2038. /* enable dram interrupt */
  2039. iwl_reset_ict(priv);
  2040. mutex_lock(&priv->mutex);
  2041. iwl_alive_start(priv);
  2042. mutex_unlock(&priv->mutex);
  2043. }
  2044. static void iwl_bg_run_time_calib_work(struct work_struct *work)
  2045. {
  2046. struct iwl_priv *priv = container_of(work, struct iwl_priv,
  2047. run_time_calib_work);
  2048. mutex_lock(&priv->mutex);
  2049. if (test_bit(STATUS_EXIT_PENDING, &priv->status) ||
  2050. test_bit(STATUS_SCANNING, &priv->status)) {
  2051. mutex_unlock(&priv->mutex);
  2052. return;
  2053. }
  2054. if (priv->start_calib) {
  2055. iwl_chain_noise_calibration(priv, &priv->statistics);
  2056. iwl_sensitivity_calibration(priv, &priv->statistics);
  2057. }
  2058. mutex_unlock(&priv->mutex);
  2059. return;
  2060. }
  2061. static void iwl_bg_restart(struct work_struct *data)
  2062. {
  2063. struct iwl_priv *priv = container_of(data, struct iwl_priv, restart);
  2064. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  2065. return;
  2066. if (test_and_clear_bit(STATUS_FW_ERROR, &priv->status)) {
  2067. mutex_lock(&priv->mutex);
  2068. priv->vif = NULL;
  2069. priv->is_open = 0;
  2070. mutex_unlock(&priv->mutex);
  2071. iwl_down(priv);
  2072. ieee80211_restart_hw(priv->hw);
  2073. } else {
  2074. iwl_down(priv);
  2075. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  2076. return;
  2077. mutex_lock(&priv->mutex);
  2078. __iwl_up(priv);
  2079. mutex_unlock(&priv->mutex);
  2080. }
  2081. }
  2082. static void iwl_bg_rx_replenish(struct work_struct *data)
  2083. {
  2084. struct iwl_priv *priv =
  2085. container_of(data, struct iwl_priv, rx_replenish);
  2086. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  2087. return;
  2088. mutex_lock(&priv->mutex);
  2089. iwl_rx_replenish(priv);
  2090. mutex_unlock(&priv->mutex);
  2091. }
  2092. #define IWL_DELAY_NEXT_SCAN (HZ*2)
  2093. void iwl_post_associate(struct iwl_priv *priv)
  2094. {
  2095. struct ieee80211_conf *conf = NULL;
  2096. int ret = 0;
  2097. unsigned long flags;
  2098. if (priv->iw_mode == NL80211_IFTYPE_AP) {
  2099. IWL_ERR(priv, "%s Should not be called in AP mode\n", __func__);
  2100. return;
  2101. }
  2102. IWL_DEBUG_ASSOC(priv, "Associated as %d to: %pM\n",
  2103. priv->assoc_id, priv->active_rxon.bssid_addr);
  2104. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  2105. return;
  2106. if (!priv->vif || !priv->is_open)
  2107. return;
  2108. iwl_scan_cancel_timeout(priv, 200);
  2109. conf = ieee80211_get_hw_conf(priv->hw);
  2110. priv->staging_rxon.filter_flags &= ~RXON_FILTER_ASSOC_MSK;
  2111. iwlcore_commit_rxon(priv);
  2112. iwl_setup_rxon_timing(priv);
  2113. ret = iwl_send_cmd_pdu(priv, REPLY_RXON_TIMING,
  2114. sizeof(priv->rxon_timing), &priv->rxon_timing);
  2115. if (ret)
  2116. IWL_WARN(priv, "REPLY_RXON_TIMING failed - "
  2117. "Attempting to continue.\n");
  2118. priv->staging_rxon.filter_flags |= RXON_FILTER_ASSOC_MSK;
  2119. iwl_set_rxon_ht(priv, &priv->current_ht_config);
  2120. if (priv->cfg->ops->hcmd->set_rxon_chain)
  2121. priv->cfg->ops->hcmd->set_rxon_chain(priv);
  2122. priv->staging_rxon.assoc_id = cpu_to_le16(priv->assoc_id);
  2123. IWL_DEBUG_ASSOC(priv, "assoc id %d beacon interval %d\n",
  2124. priv->assoc_id, priv->beacon_int);
  2125. if (priv->assoc_capability & WLAN_CAPABILITY_SHORT_PREAMBLE)
  2126. priv->staging_rxon.flags |= RXON_FLG_SHORT_PREAMBLE_MSK;
  2127. else
  2128. priv->staging_rxon.flags &= ~RXON_FLG_SHORT_PREAMBLE_MSK;
  2129. if (priv->staging_rxon.flags & RXON_FLG_BAND_24G_MSK) {
  2130. if (priv->assoc_capability & WLAN_CAPABILITY_SHORT_SLOT_TIME)
  2131. priv->staging_rxon.flags |= RXON_FLG_SHORT_SLOT_MSK;
  2132. else
  2133. priv->staging_rxon.flags &= ~RXON_FLG_SHORT_SLOT_MSK;
  2134. if (priv->iw_mode == NL80211_IFTYPE_ADHOC)
  2135. priv->staging_rxon.flags &= ~RXON_FLG_SHORT_SLOT_MSK;
  2136. }
  2137. iwlcore_commit_rxon(priv);
  2138. switch (priv->iw_mode) {
  2139. case NL80211_IFTYPE_STATION:
  2140. break;
  2141. case NL80211_IFTYPE_ADHOC:
  2142. /* assume default assoc id */
  2143. priv->assoc_id = 1;
  2144. iwl_rxon_add_station(priv, priv->bssid, 0);
  2145. iwl_send_beacon_cmd(priv);
  2146. break;
  2147. default:
  2148. IWL_ERR(priv, "%s Should not be called in %d mode\n",
  2149. __func__, priv->iw_mode);
  2150. break;
  2151. }
  2152. if (priv->iw_mode == NL80211_IFTYPE_ADHOC)
  2153. priv->assoc_station_added = 1;
  2154. spin_lock_irqsave(&priv->lock, flags);
  2155. iwl_activate_qos(priv, 0);
  2156. spin_unlock_irqrestore(&priv->lock, flags);
  2157. /* the chain noise calibration will enabled PM upon completion
  2158. * If chain noise has already been run, then we need to enable
  2159. * power management here */
  2160. if (priv->chain_noise_data.state == IWL_CHAIN_NOISE_DONE)
  2161. iwl_power_update_mode(priv, false);
  2162. /* Enable Rx differential gain and sensitivity calibrations */
  2163. iwl_chain_noise_reset(priv);
  2164. priv->start_calib = 1;
  2165. }
  2166. /*****************************************************************************
  2167. *
  2168. * mac80211 entry point functions
  2169. *
  2170. *****************************************************************************/
  2171. #define UCODE_READY_TIMEOUT (4 * HZ)
  2172. /*
  2173. * Not a mac80211 entry point function, but it fits in with all the
  2174. * other mac80211 functions grouped here.
  2175. */
  2176. static int iwl_mac_setup_register(struct iwl_priv *priv)
  2177. {
  2178. int ret;
  2179. struct ieee80211_hw *hw = priv->hw;
  2180. hw->rate_control_algorithm = "iwl-agn-rs";
  2181. /* Tell mac80211 our characteristics */
  2182. hw->flags = IEEE80211_HW_SIGNAL_DBM |
  2183. IEEE80211_HW_NOISE_DBM |
  2184. IEEE80211_HW_AMPDU_AGGREGATION |
  2185. IEEE80211_HW_SPECTRUM_MGMT;
  2186. if (!priv->cfg->broken_powersave)
  2187. hw->flags |= IEEE80211_HW_SUPPORTS_PS |
  2188. IEEE80211_HW_SUPPORTS_DYNAMIC_PS;
  2189. if (priv->cfg->sku & IWL_SKU_N)
  2190. hw->flags |= IEEE80211_HW_SUPPORTS_DYNAMIC_SMPS |
  2191. IEEE80211_HW_SUPPORTS_STATIC_SMPS;
  2192. hw->sta_data_size = sizeof(struct iwl_station_priv);
  2193. hw->wiphy->interface_modes =
  2194. BIT(NL80211_IFTYPE_STATION) |
  2195. BIT(NL80211_IFTYPE_ADHOC);
  2196. hw->wiphy->flags |= WIPHY_FLAG_CUSTOM_REGULATORY |
  2197. WIPHY_FLAG_DISABLE_BEACON_HINTS;
  2198. /*
  2199. * For now, disable PS by default because it affects
  2200. * RX performance significantly.
  2201. */
  2202. hw->wiphy->flags &= ~WIPHY_FLAG_PS_ON_BY_DEFAULT;
  2203. hw->wiphy->max_scan_ssids = PROBE_OPTION_MAX;
  2204. /* we create the 802.11 header and a zero-length SSID element */
  2205. hw->wiphy->max_scan_ie_len = IWL_MAX_PROBE_REQUEST - 24 - 2;
  2206. /* Default value; 4 EDCA QOS priorities */
  2207. hw->queues = 4;
  2208. hw->max_listen_interval = IWL_CONN_MAX_LISTEN_INTERVAL;
  2209. if (priv->bands[IEEE80211_BAND_2GHZ].n_channels)
  2210. priv->hw->wiphy->bands[IEEE80211_BAND_2GHZ] =
  2211. &priv->bands[IEEE80211_BAND_2GHZ];
  2212. if (priv->bands[IEEE80211_BAND_5GHZ].n_channels)
  2213. priv->hw->wiphy->bands[IEEE80211_BAND_5GHZ] =
  2214. &priv->bands[IEEE80211_BAND_5GHZ];
  2215. ret = ieee80211_register_hw(priv->hw);
  2216. if (ret) {
  2217. IWL_ERR(priv, "Failed to register hw (error %d)\n", ret);
  2218. return ret;
  2219. }
  2220. priv->mac80211_registered = 1;
  2221. return 0;
  2222. }
  2223. static int iwl_mac_start(struct ieee80211_hw *hw)
  2224. {
  2225. struct iwl_priv *priv = hw->priv;
  2226. int ret;
  2227. IWL_DEBUG_MAC80211(priv, "enter\n");
  2228. /* we should be verifying the device is ready to be opened */
  2229. mutex_lock(&priv->mutex);
  2230. ret = __iwl_up(priv);
  2231. mutex_unlock(&priv->mutex);
  2232. if (ret)
  2233. return ret;
  2234. if (iwl_is_rfkill(priv))
  2235. goto out;
  2236. IWL_DEBUG_INFO(priv, "Start UP work done.\n");
  2237. /* Wait for START_ALIVE from Run Time ucode. Otherwise callbacks from
  2238. * mac80211 will not be run successfully. */
  2239. ret = wait_event_interruptible_timeout(priv->wait_command_queue,
  2240. test_bit(STATUS_READY, &priv->status),
  2241. UCODE_READY_TIMEOUT);
  2242. if (!ret) {
  2243. if (!test_bit(STATUS_READY, &priv->status)) {
  2244. IWL_ERR(priv, "START_ALIVE timeout after %dms.\n",
  2245. jiffies_to_msecs(UCODE_READY_TIMEOUT));
  2246. return -ETIMEDOUT;
  2247. }
  2248. }
  2249. iwl_led_start(priv);
  2250. out:
  2251. priv->is_open = 1;
  2252. IWL_DEBUG_MAC80211(priv, "leave\n");
  2253. return 0;
  2254. }
  2255. static void iwl_mac_stop(struct ieee80211_hw *hw)
  2256. {
  2257. struct iwl_priv *priv = hw->priv;
  2258. IWL_DEBUG_MAC80211(priv, "enter\n");
  2259. if (!priv->is_open)
  2260. return;
  2261. priv->is_open = 0;
  2262. if (iwl_is_ready_rf(priv) || test_bit(STATUS_SCAN_HW, &priv->status)) {
  2263. /* stop mac, cancel any scan request and clear
  2264. * RXON_FILTER_ASSOC_MSK BIT
  2265. */
  2266. mutex_lock(&priv->mutex);
  2267. iwl_scan_cancel_timeout(priv, 100);
  2268. mutex_unlock(&priv->mutex);
  2269. }
  2270. iwl_down(priv);
  2271. flush_workqueue(priv->workqueue);
  2272. /* enable interrupts again in order to receive rfkill changes */
  2273. iwl_write32(priv, CSR_INT, 0xFFFFFFFF);
  2274. iwl_enable_interrupts(priv);
  2275. IWL_DEBUG_MAC80211(priv, "leave\n");
  2276. }
  2277. static int iwl_mac_tx(struct ieee80211_hw *hw, struct sk_buff *skb)
  2278. {
  2279. struct iwl_priv *priv = hw->priv;
  2280. IWL_DEBUG_MACDUMP(priv, "enter\n");
  2281. IWL_DEBUG_TX(priv, "dev->xmit(%d bytes) at rate 0x%02x\n", skb->len,
  2282. ieee80211_get_tx_rate(hw, IEEE80211_SKB_CB(skb))->bitrate);
  2283. if (iwl_tx_skb(priv, skb))
  2284. dev_kfree_skb_any(skb);
  2285. IWL_DEBUG_MACDUMP(priv, "leave\n");
  2286. return NETDEV_TX_OK;
  2287. }
  2288. void iwl_config_ap(struct iwl_priv *priv)
  2289. {
  2290. int ret = 0;
  2291. unsigned long flags;
  2292. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  2293. return;
  2294. /* The following should be done only at AP bring up */
  2295. if (!iwl_is_associated(priv)) {
  2296. /* RXON - unassoc (to set timing command) */
  2297. priv->staging_rxon.filter_flags &= ~RXON_FILTER_ASSOC_MSK;
  2298. iwlcore_commit_rxon(priv);
  2299. /* RXON Timing */
  2300. iwl_setup_rxon_timing(priv);
  2301. ret = iwl_send_cmd_pdu(priv, REPLY_RXON_TIMING,
  2302. sizeof(priv->rxon_timing), &priv->rxon_timing);
  2303. if (ret)
  2304. IWL_WARN(priv, "REPLY_RXON_TIMING failed - "
  2305. "Attempting to continue.\n");
  2306. /* AP has all antennas */
  2307. priv->chain_noise_data.active_chains =
  2308. priv->hw_params.valid_rx_ant;
  2309. iwl_set_rxon_ht(priv, &priv->current_ht_config);
  2310. if (priv->cfg->ops->hcmd->set_rxon_chain)
  2311. priv->cfg->ops->hcmd->set_rxon_chain(priv);
  2312. /* FIXME: what should be the assoc_id for AP? */
  2313. priv->staging_rxon.assoc_id = cpu_to_le16(priv->assoc_id);
  2314. if (priv->assoc_capability & WLAN_CAPABILITY_SHORT_PREAMBLE)
  2315. priv->staging_rxon.flags |=
  2316. RXON_FLG_SHORT_PREAMBLE_MSK;
  2317. else
  2318. priv->staging_rxon.flags &=
  2319. ~RXON_FLG_SHORT_PREAMBLE_MSK;
  2320. if (priv->staging_rxon.flags & RXON_FLG_BAND_24G_MSK) {
  2321. if (priv->assoc_capability &
  2322. WLAN_CAPABILITY_SHORT_SLOT_TIME)
  2323. priv->staging_rxon.flags |=
  2324. RXON_FLG_SHORT_SLOT_MSK;
  2325. else
  2326. priv->staging_rxon.flags &=
  2327. ~RXON_FLG_SHORT_SLOT_MSK;
  2328. if (priv->iw_mode == NL80211_IFTYPE_ADHOC)
  2329. priv->staging_rxon.flags &=
  2330. ~RXON_FLG_SHORT_SLOT_MSK;
  2331. }
  2332. /* restore RXON assoc */
  2333. priv->staging_rxon.filter_flags |= RXON_FILTER_ASSOC_MSK;
  2334. iwlcore_commit_rxon(priv);
  2335. iwl_reset_qos(priv);
  2336. spin_lock_irqsave(&priv->lock, flags);
  2337. iwl_activate_qos(priv, 1);
  2338. spin_unlock_irqrestore(&priv->lock, flags);
  2339. iwl_add_bcast_station(priv);
  2340. }
  2341. iwl_send_beacon_cmd(priv);
  2342. /* FIXME - we need to add code here to detect a totally new
  2343. * configuration, reset the AP, unassoc, rxon timing, assoc,
  2344. * clear sta table, add BCAST sta... */
  2345. }
  2346. static void iwl_mac_update_tkip_key(struct ieee80211_hw *hw,
  2347. struct ieee80211_vif *vif,
  2348. struct ieee80211_key_conf *keyconf,
  2349. struct ieee80211_sta *sta,
  2350. u32 iv32, u16 *phase1key)
  2351. {
  2352. struct iwl_priv *priv = hw->priv;
  2353. IWL_DEBUG_MAC80211(priv, "enter\n");
  2354. iwl_update_tkip_key(priv, keyconf,
  2355. sta ? sta->addr : iwl_bcast_addr,
  2356. iv32, phase1key);
  2357. IWL_DEBUG_MAC80211(priv, "leave\n");
  2358. }
  2359. static int iwl_mac_set_key(struct ieee80211_hw *hw, enum set_key_cmd cmd,
  2360. struct ieee80211_vif *vif,
  2361. struct ieee80211_sta *sta,
  2362. struct ieee80211_key_conf *key)
  2363. {
  2364. struct iwl_priv *priv = hw->priv;
  2365. const u8 *addr;
  2366. int ret;
  2367. u8 sta_id;
  2368. bool is_default_wep_key = false;
  2369. IWL_DEBUG_MAC80211(priv, "enter\n");
  2370. if (priv->cfg->mod_params->sw_crypto) {
  2371. IWL_DEBUG_MAC80211(priv, "leave - hwcrypto disabled\n");
  2372. return -EOPNOTSUPP;
  2373. }
  2374. addr = sta ? sta->addr : iwl_bcast_addr;
  2375. sta_id = iwl_find_station(priv, addr);
  2376. if (sta_id == IWL_INVALID_STATION) {
  2377. IWL_DEBUG_MAC80211(priv, "leave - %pM not in station map.\n",
  2378. addr);
  2379. return -EINVAL;
  2380. }
  2381. mutex_lock(&priv->mutex);
  2382. iwl_scan_cancel_timeout(priv, 100);
  2383. mutex_unlock(&priv->mutex);
  2384. /* If we are getting WEP group key and we didn't receive any key mapping
  2385. * so far, we are in legacy wep mode (group key only), otherwise we are
  2386. * in 1X mode.
  2387. * In legacy wep mode, we use another host command to the uCode */
  2388. if (key->alg == ALG_WEP && sta_id == priv->hw_params.bcast_sta_id &&
  2389. priv->iw_mode != NL80211_IFTYPE_AP) {
  2390. if (cmd == SET_KEY)
  2391. is_default_wep_key = !priv->key_mapping_key;
  2392. else
  2393. is_default_wep_key =
  2394. (key->hw_key_idx == HW_KEY_DEFAULT);
  2395. }
  2396. switch (cmd) {
  2397. case SET_KEY:
  2398. if (is_default_wep_key)
  2399. ret = iwl_set_default_wep_key(priv, key);
  2400. else
  2401. ret = iwl_set_dynamic_key(priv, key, sta_id);
  2402. IWL_DEBUG_MAC80211(priv, "enable hwcrypto key\n");
  2403. break;
  2404. case DISABLE_KEY:
  2405. if (is_default_wep_key)
  2406. ret = iwl_remove_default_wep_key(priv, key);
  2407. else
  2408. ret = iwl_remove_dynamic_key(priv, key, sta_id);
  2409. IWL_DEBUG_MAC80211(priv, "disable hwcrypto key\n");
  2410. break;
  2411. default:
  2412. ret = -EINVAL;
  2413. }
  2414. IWL_DEBUG_MAC80211(priv, "leave\n");
  2415. return ret;
  2416. }
  2417. static int iwl_mac_ampdu_action(struct ieee80211_hw *hw,
  2418. struct ieee80211_vif *vif,
  2419. enum ieee80211_ampdu_mlme_action action,
  2420. struct ieee80211_sta *sta, u16 tid, u16 *ssn)
  2421. {
  2422. struct iwl_priv *priv = hw->priv;
  2423. int ret;
  2424. IWL_DEBUG_HT(priv, "A-MPDU action on addr %pM tid %d\n",
  2425. sta->addr, tid);
  2426. if (!(priv->cfg->sku & IWL_SKU_N))
  2427. return -EACCES;
  2428. switch (action) {
  2429. case IEEE80211_AMPDU_RX_START:
  2430. IWL_DEBUG_HT(priv, "start Rx\n");
  2431. return iwl_sta_rx_agg_start(priv, sta->addr, tid, *ssn);
  2432. case IEEE80211_AMPDU_RX_STOP:
  2433. IWL_DEBUG_HT(priv, "stop Rx\n");
  2434. ret = iwl_sta_rx_agg_stop(priv, sta->addr, tid);
  2435. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  2436. return 0;
  2437. else
  2438. return ret;
  2439. case IEEE80211_AMPDU_TX_START:
  2440. IWL_DEBUG_HT(priv, "start Tx\n");
  2441. return iwl_tx_agg_start(priv, sta->addr, tid, ssn);
  2442. case IEEE80211_AMPDU_TX_STOP:
  2443. IWL_DEBUG_HT(priv, "stop Tx\n");
  2444. ret = iwl_tx_agg_stop(priv, sta->addr, tid);
  2445. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  2446. return 0;
  2447. else
  2448. return ret;
  2449. case IEEE80211_AMPDU_TX_OPERATIONAL:
  2450. /* do nothing */
  2451. return -EOPNOTSUPP;
  2452. default:
  2453. IWL_DEBUG_HT(priv, "unknown\n");
  2454. return -EINVAL;
  2455. break;
  2456. }
  2457. return 0;
  2458. }
  2459. static int iwl_mac_get_stats(struct ieee80211_hw *hw,
  2460. struct ieee80211_low_level_stats *stats)
  2461. {
  2462. struct iwl_priv *priv = hw->priv;
  2463. priv = hw->priv;
  2464. IWL_DEBUG_MAC80211(priv, "enter\n");
  2465. IWL_DEBUG_MAC80211(priv, "leave\n");
  2466. return 0;
  2467. }
  2468. static void iwl_mac_sta_notify(struct ieee80211_hw *hw,
  2469. struct ieee80211_vif *vif,
  2470. enum sta_notify_cmd cmd,
  2471. struct ieee80211_sta *sta)
  2472. {
  2473. struct iwl_priv *priv = hw->priv;
  2474. struct iwl_station_priv *sta_priv = (void *)sta->drv_priv;
  2475. int sta_id;
  2476. /*
  2477. * TODO: We really should use this callback to
  2478. * actually maintain the station table in
  2479. * the device.
  2480. */
  2481. switch (cmd) {
  2482. case STA_NOTIFY_ADD:
  2483. atomic_set(&sta_priv->pending_frames, 0);
  2484. if (vif->type == NL80211_IFTYPE_AP)
  2485. sta_priv->client = true;
  2486. break;
  2487. case STA_NOTIFY_SLEEP:
  2488. WARN_ON(!sta_priv->client);
  2489. sta_priv->asleep = true;
  2490. if (atomic_read(&sta_priv->pending_frames) > 0)
  2491. ieee80211_sta_block_awake(hw, sta, true);
  2492. break;
  2493. case STA_NOTIFY_AWAKE:
  2494. WARN_ON(!sta_priv->client);
  2495. if (!sta_priv->asleep)
  2496. break;
  2497. sta_priv->asleep = false;
  2498. sta_id = iwl_find_station(priv, sta->addr);
  2499. if (sta_id != IWL_INVALID_STATION)
  2500. iwl_sta_modify_ps_wake(priv, sta_id);
  2501. break;
  2502. default:
  2503. break;
  2504. }
  2505. }
  2506. /*****************************************************************************
  2507. *
  2508. * sysfs attributes
  2509. *
  2510. *****************************************************************************/
  2511. #ifdef CONFIG_IWLWIFI_DEBUG
  2512. /*
  2513. * The following adds a new attribute to the sysfs representation
  2514. * of this device driver (i.e. a new file in /sys/class/net/wlan0/device/)
  2515. * used for controlling the debug level.
  2516. *
  2517. * See the level definitions in iwl for details.
  2518. *
  2519. * The debug_level being managed using sysfs below is a per device debug
  2520. * level that is used instead of the global debug level if it (the per
  2521. * device debug level) is set.
  2522. */
  2523. static ssize_t show_debug_level(struct device *d,
  2524. struct device_attribute *attr, char *buf)
  2525. {
  2526. struct iwl_priv *priv = dev_get_drvdata(d);
  2527. return sprintf(buf, "0x%08X\n", iwl_get_debug_level(priv));
  2528. }
  2529. static ssize_t store_debug_level(struct device *d,
  2530. struct device_attribute *attr,
  2531. const char *buf, size_t count)
  2532. {
  2533. struct iwl_priv *priv = dev_get_drvdata(d);
  2534. unsigned long val;
  2535. int ret;
  2536. ret = strict_strtoul(buf, 0, &val);
  2537. if (ret)
  2538. IWL_ERR(priv, "%s is not in hex or decimal form.\n", buf);
  2539. else {
  2540. priv->debug_level = val;
  2541. if (iwl_alloc_traffic_mem(priv))
  2542. IWL_ERR(priv,
  2543. "Not enough memory to generate traffic log\n");
  2544. }
  2545. return strnlen(buf, count);
  2546. }
  2547. static DEVICE_ATTR(debug_level, S_IWUSR | S_IRUGO,
  2548. show_debug_level, store_debug_level);
  2549. #endif /* CONFIG_IWLWIFI_DEBUG */
  2550. static ssize_t show_temperature(struct device *d,
  2551. struct device_attribute *attr, char *buf)
  2552. {
  2553. struct iwl_priv *priv = dev_get_drvdata(d);
  2554. if (!iwl_is_alive(priv))
  2555. return -EAGAIN;
  2556. return sprintf(buf, "%d\n", priv->temperature);
  2557. }
  2558. static DEVICE_ATTR(temperature, S_IRUGO, show_temperature, NULL);
  2559. static ssize_t show_tx_power(struct device *d,
  2560. struct device_attribute *attr, char *buf)
  2561. {
  2562. struct iwl_priv *priv = dev_get_drvdata(d);
  2563. if (!iwl_is_ready_rf(priv))
  2564. return sprintf(buf, "off\n");
  2565. else
  2566. return sprintf(buf, "%d\n", priv->tx_power_user_lmt);
  2567. }
  2568. static ssize_t store_tx_power(struct device *d,
  2569. struct device_attribute *attr,
  2570. const char *buf, size_t count)
  2571. {
  2572. struct iwl_priv *priv = dev_get_drvdata(d);
  2573. unsigned long val;
  2574. int ret;
  2575. ret = strict_strtoul(buf, 10, &val);
  2576. if (ret)
  2577. IWL_INFO(priv, "%s is not in decimal form.\n", buf);
  2578. else {
  2579. ret = iwl_set_tx_power(priv, val, false);
  2580. if (ret)
  2581. IWL_ERR(priv, "failed setting tx power (0x%d).\n",
  2582. ret);
  2583. else
  2584. ret = count;
  2585. }
  2586. return ret;
  2587. }
  2588. static DEVICE_ATTR(tx_power, S_IWUSR | S_IRUGO, show_tx_power, store_tx_power);
  2589. static ssize_t show_flags(struct device *d,
  2590. struct device_attribute *attr, char *buf)
  2591. {
  2592. struct iwl_priv *priv = dev_get_drvdata(d);
  2593. return sprintf(buf, "0x%04X\n", priv->active_rxon.flags);
  2594. }
  2595. static ssize_t store_flags(struct device *d,
  2596. struct device_attribute *attr,
  2597. const char *buf, size_t count)
  2598. {
  2599. struct iwl_priv *priv = dev_get_drvdata(d);
  2600. unsigned long val;
  2601. u32 flags;
  2602. int ret = strict_strtoul(buf, 0, &val);
  2603. if (ret)
  2604. return ret;
  2605. flags = (u32)val;
  2606. mutex_lock(&priv->mutex);
  2607. if (le32_to_cpu(priv->staging_rxon.flags) != flags) {
  2608. /* Cancel any currently running scans... */
  2609. if (iwl_scan_cancel_timeout(priv, 100))
  2610. IWL_WARN(priv, "Could not cancel scan.\n");
  2611. else {
  2612. IWL_DEBUG_INFO(priv, "Commit rxon.flags = 0x%04X\n", flags);
  2613. priv->staging_rxon.flags = cpu_to_le32(flags);
  2614. iwlcore_commit_rxon(priv);
  2615. }
  2616. }
  2617. mutex_unlock(&priv->mutex);
  2618. return count;
  2619. }
  2620. static DEVICE_ATTR(flags, S_IWUSR | S_IRUGO, show_flags, store_flags);
  2621. static ssize_t show_filter_flags(struct device *d,
  2622. struct device_attribute *attr, char *buf)
  2623. {
  2624. struct iwl_priv *priv = dev_get_drvdata(d);
  2625. return sprintf(buf, "0x%04X\n",
  2626. le32_to_cpu(priv->active_rxon.filter_flags));
  2627. }
  2628. static ssize_t store_filter_flags(struct device *d,
  2629. struct device_attribute *attr,
  2630. const char *buf, size_t count)
  2631. {
  2632. struct iwl_priv *priv = dev_get_drvdata(d);
  2633. unsigned long val;
  2634. u32 filter_flags;
  2635. int ret = strict_strtoul(buf, 0, &val);
  2636. if (ret)
  2637. return ret;
  2638. filter_flags = (u32)val;
  2639. mutex_lock(&priv->mutex);
  2640. if (le32_to_cpu(priv->staging_rxon.filter_flags) != filter_flags) {
  2641. /* Cancel any currently running scans... */
  2642. if (iwl_scan_cancel_timeout(priv, 100))
  2643. IWL_WARN(priv, "Could not cancel scan.\n");
  2644. else {
  2645. IWL_DEBUG_INFO(priv, "Committing rxon.filter_flags = "
  2646. "0x%04X\n", filter_flags);
  2647. priv->staging_rxon.filter_flags =
  2648. cpu_to_le32(filter_flags);
  2649. iwlcore_commit_rxon(priv);
  2650. }
  2651. }
  2652. mutex_unlock(&priv->mutex);
  2653. return count;
  2654. }
  2655. static DEVICE_ATTR(filter_flags, S_IWUSR | S_IRUGO, show_filter_flags,
  2656. store_filter_flags);
  2657. static ssize_t show_statistics(struct device *d,
  2658. struct device_attribute *attr, char *buf)
  2659. {
  2660. struct iwl_priv *priv = dev_get_drvdata(d);
  2661. u32 size = sizeof(struct iwl_notif_statistics);
  2662. u32 len = 0, ofs = 0;
  2663. u8 *data = (u8 *)&priv->statistics;
  2664. int rc = 0;
  2665. if (!iwl_is_alive(priv))
  2666. return -EAGAIN;
  2667. mutex_lock(&priv->mutex);
  2668. rc = iwl_send_statistics_request(priv, CMD_SYNC, false);
  2669. mutex_unlock(&priv->mutex);
  2670. if (rc) {
  2671. len = sprintf(buf,
  2672. "Error sending statistics request: 0x%08X\n", rc);
  2673. return len;
  2674. }
  2675. while (size && (PAGE_SIZE - len)) {
  2676. hex_dump_to_buffer(data + ofs, size, 16, 1, buf + len,
  2677. PAGE_SIZE - len, 1);
  2678. len = strlen(buf);
  2679. if (PAGE_SIZE - len)
  2680. buf[len++] = '\n';
  2681. ofs += 16;
  2682. size -= min(size, 16U);
  2683. }
  2684. return len;
  2685. }
  2686. static DEVICE_ATTR(statistics, S_IRUGO, show_statistics, NULL);
  2687. static ssize_t show_rts_ht_protection(struct device *d,
  2688. struct device_attribute *attr, char *buf)
  2689. {
  2690. struct iwl_priv *priv = dev_get_drvdata(d);
  2691. return sprintf(buf, "%s\n",
  2692. priv->cfg->use_rts_for_ht ? "RTS/CTS" : "CTS-to-self");
  2693. }
  2694. static ssize_t store_rts_ht_protection(struct device *d,
  2695. struct device_attribute *attr,
  2696. const char *buf, size_t count)
  2697. {
  2698. struct iwl_priv *priv = dev_get_drvdata(d);
  2699. unsigned long val;
  2700. int ret;
  2701. ret = strict_strtoul(buf, 10, &val);
  2702. if (ret)
  2703. IWL_INFO(priv, "Input is not in decimal form.\n");
  2704. else {
  2705. if (!iwl_is_associated(priv))
  2706. priv->cfg->use_rts_for_ht = val ? true : false;
  2707. else
  2708. IWL_ERR(priv, "Sta associated with AP - "
  2709. "Change protection mechanism is not allowed\n");
  2710. ret = count;
  2711. }
  2712. return ret;
  2713. }
  2714. static DEVICE_ATTR(rts_ht_protection, S_IWUSR | S_IRUGO,
  2715. show_rts_ht_protection, store_rts_ht_protection);
  2716. /*****************************************************************************
  2717. *
  2718. * driver setup and teardown
  2719. *
  2720. *****************************************************************************/
  2721. static void iwl_setup_deferred_work(struct iwl_priv *priv)
  2722. {
  2723. priv->workqueue = create_singlethread_workqueue(DRV_NAME);
  2724. init_waitqueue_head(&priv->wait_command_queue);
  2725. INIT_WORK(&priv->restart, iwl_bg_restart);
  2726. INIT_WORK(&priv->rx_replenish, iwl_bg_rx_replenish);
  2727. INIT_WORK(&priv->beacon_update, iwl_bg_beacon_update);
  2728. INIT_WORK(&priv->run_time_calib_work, iwl_bg_run_time_calib_work);
  2729. INIT_DELAYED_WORK(&priv->init_alive_start, iwl_bg_init_alive_start);
  2730. INIT_DELAYED_WORK(&priv->alive_start, iwl_bg_alive_start);
  2731. iwl_setup_scan_deferred_work(priv);
  2732. if (priv->cfg->ops->lib->setup_deferred_work)
  2733. priv->cfg->ops->lib->setup_deferred_work(priv);
  2734. init_timer(&priv->statistics_periodic);
  2735. priv->statistics_periodic.data = (unsigned long)priv;
  2736. priv->statistics_periodic.function = iwl_bg_statistics_periodic;
  2737. init_timer(&priv->ucode_trace);
  2738. priv->ucode_trace.data = (unsigned long)priv;
  2739. priv->ucode_trace.function = iwl_bg_ucode_trace;
  2740. if (!priv->cfg->use_isr_legacy)
  2741. tasklet_init(&priv->irq_tasklet, (void (*)(unsigned long))
  2742. iwl_irq_tasklet, (unsigned long)priv);
  2743. else
  2744. tasklet_init(&priv->irq_tasklet, (void (*)(unsigned long))
  2745. iwl_irq_tasklet_legacy, (unsigned long)priv);
  2746. }
  2747. static void iwl_cancel_deferred_work(struct iwl_priv *priv)
  2748. {
  2749. if (priv->cfg->ops->lib->cancel_deferred_work)
  2750. priv->cfg->ops->lib->cancel_deferred_work(priv);
  2751. cancel_delayed_work_sync(&priv->init_alive_start);
  2752. cancel_delayed_work(&priv->scan_check);
  2753. cancel_work_sync(&priv->start_internal_scan);
  2754. cancel_delayed_work(&priv->alive_start);
  2755. cancel_work_sync(&priv->beacon_update);
  2756. del_timer_sync(&priv->statistics_periodic);
  2757. del_timer_sync(&priv->ucode_trace);
  2758. }
  2759. static void iwl_init_hw_rates(struct iwl_priv *priv,
  2760. struct ieee80211_rate *rates)
  2761. {
  2762. int i;
  2763. for (i = 0; i < IWL_RATE_COUNT_LEGACY; i++) {
  2764. rates[i].bitrate = iwl_rates[i].ieee * 5;
  2765. rates[i].hw_value = i; /* Rate scaling will work on indexes */
  2766. rates[i].hw_value_short = i;
  2767. rates[i].flags = 0;
  2768. if ((i >= IWL_FIRST_CCK_RATE) && (i <= IWL_LAST_CCK_RATE)) {
  2769. /*
  2770. * If CCK != 1M then set short preamble rate flag.
  2771. */
  2772. rates[i].flags |=
  2773. (iwl_rates[i].plcp == IWL_RATE_1M_PLCP) ?
  2774. 0 : IEEE80211_RATE_SHORT_PREAMBLE;
  2775. }
  2776. }
  2777. }
  2778. static int iwl_init_drv(struct iwl_priv *priv)
  2779. {
  2780. int ret;
  2781. priv->ibss_beacon = NULL;
  2782. spin_lock_init(&priv->sta_lock);
  2783. spin_lock_init(&priv->hcmd_lock);
  2784. INIT_LIST_HEAD(&priv->free_frames);
  2785. mutex_init(&priv->mutex);
  2786. mutex_init(&priv->sync_cmd_mutex);
  2787. /* Clear the driver's (not device's) station table */
  2788. iwl_clear_stations_table(priv);
  2789. priv->ieee_channels = NULL;
  2790. priv->ieee_rates = NULL;
  2791. priv->band = IEEE80211_BAND_2GHZ;
  2792. priv->iw_mode = NL80211_IFTYPE_STATION;
  2793. priv->current_ht_config.smps = IEEE80211_SMPS_STATIC;
  2794. priv->missed_beacon_threshold = IWL_MISSED_BEACON_THRESHOLD_DEF;
  2795. /* initialize force reset */
  2796. priv->force_reset[IWL_RF_RESET].reset_duration =
  2797. IWL_DELAY_NEXT_FORCE_RF_RESET;
  2798. priv->force_reset[IWL_FW_RESET].reset_duration =
  2799. IWL_DELAY_NEXT_FORCE_FW_RELOAD;
  2800. /* Choose which receivers/antennas to use */
  2801. if (priv->cfg->ops->hcmd->set_rxon_chain)
  2802. priv->cfg->ops->hcmd->set_rxon_chain(priv);
  2803. iwl_init_scan_params(priv);
  2804. iwl_reset_qos(priv);
  2805. priv->qos_data.qos_active = 0;
  2806. priv->qos_data.qos_cap.val = 0;
  2807. priv->rates_mask = IWL_RATES_MASK;
  2808. /* Set the tx_power_user_lmt to the lowest power level
  2809. * this value will get overwritten by channel max power avg
  2810. * from eeprom */
  2811. priv->tx_power_user_lmt = IWL_TX_POWER_TARGET_POWER_MIN;
  2812. ret = iwl_init_channel_map(priv);
  2813. if (ret) {
  2814. IWL_ERR(priv, "initializing regulatory failed: %d\n", ret);
  2815. goto err;
  2816. }
  2817. ret = iwlcore_init_geos(priv);
  2818. if (ret) {
  2819. IWL_ERR(priv, "initializing geos failed: %d\n", ret);
  2820. goto err_free_channel_map;
  2821. }
  2822. iwl_init_hw_rates(priv, priv->ieee_rates);
  2823. return 0;
  2824. err_free_channel_map:
  2825. iwl_free_channel_map(priv);
  2826. err:
  2827. return ret;
  2828. }
  2829. static void iwl_uninit_drv(struct iwl_priv *priv)
  2830. {
  2831. iwl_calib_free_results(priv);
  2832. iwlcore_free_geos(priv);
  2833. iwl_free_channel_map(priv);
  2834. kfree(priv->scan);
  2835. }
  2836. static struct attribute *iwl_sysfs_entries[] = {
  2837. &dev_attr_flags.attr,
  2838. &dev_attr_filter_flags.attr,
  2839. &dev_attr_statistics.attr,
  2840. &dev_attr_temperature.attr,
  2841. &dev_attr_tx_power.attr,
  2842. &dev_attr_rts_ht_protection.attr,
  2843. #ifdef CONFIG_IWLWIFI_DEBUG
  2844. &dev_attr_debug_level.attr,
  2845. #endif
  2846. NULL
  2847. };
  2848. static struct attribute_group iwl_attribute_group = {
  2849. .name = NULL, /* put in device directory */
  2850. .attrs = iwl_sysfs_entries,
  2851. };
  2852. static struct ieee80211_ops iwl_hw_ops = {
  2853. .tx = iwl_mac_tx,
  2854. .start = iwl_mac_start,
  2855. .stop = iwl_mac_stop,
  2856. .add_interface = iwl_mac_add_interface,
  2857. .remove_interface = iwl_mac_remove_interface,
  2858. .config = iwl_mac_config,
  2859. .configure_filter = iwl_configure_filter,
  2860. .set_key = iwl_mac_set_key,
  2861. .update_tkip_key = iwl_mac_update_tkip_key,
  2862. .get_stats = iwl_mac_get_stats,
  2863. .conf_tx = iwl_mac_conf_tx,
  2864. .reset_tsf = iwl_mac_reset_tsf,
  2865. .bss_info_changed = iwl_bss_info_changed,
  2866. .ampdu_action = iwl_mac_ampdu_action,
  2867. .hw_scan = iwl_mac_hw_scan,
  2868. .sta_notify = iwl_mac_sta_notify,
  2869. };
  2870. static int iwl_pci_probe(struct pci_dev *pdev, const struct pci_device_id *ent)
  2871. {
  2872. int err = 0;
  2873. struct iwl_priv *priv;
  2874. struct ieee80211_hw *hw;
  2875. struct iwl_cfg *cfg = (struct iwl_cfg *)(ent->driver_data);
  2876. unsigned long flags;
  2877. u16 pci_cmd;
  2878. /************************
  2879. * 1. Allocating HW data
  2880. ************************/
  2881. /* Disabling hardware scan means that mac80211 will perform scans
  2882. * "the hard way", rather than using device's scan. */
  2883. if (cfg->mod_params->disable_hw_scan) {
  2884. if (iwl_debug_level & IWL_DL_INFO)
  2885. dev_printk(KERN_DEBUG, &(pdev->dev),
  2886. "Disabling hw_scan\n");
  2887. iwl_hw_ops.hw_scan = NULL;
  2888. }
  2889. hw = iwl_alloc_all(cfg, &iwl_hw_ops);
  2890. if (!hw) {
  2891. err = -ENOMEM;
  2892. goto out;
  2893. }
  2894. priv = hw->priv;
  2895. /* At this point both hw and priv are allocated. */
  2896. SET_IEEE80211_DEV(hw, &pdev->dev);
  2897. IWL_DEBUG_INFO(priv, "*** LOAD DRIVER ***\n");
  2898. priv->cfg = cfg;
  2899. priv->pci_dev = pdev;
  2900. priv->inta_mask = CSR_INI_SET_MASK;
  2901. #ifdef CONFIG_IWLWIFI_DEBUG
  2902. atomic_set(&priv->restrict_refcnt, 0);
  2903. #endif
  2904. if (iwl_alloc_traffic_mem(priv))
  2905. IWL_ERR(priv, "Not enough memory to generate traffic log\n");
  2906. /**************************
  2907. * 2. Initializing PCI bus
  2908. **************************/
  2909. if (pci_enable_device(pdev)) {
  2910. err = -ENODEV;
  2911. goto out_ieee80211_free_hw;
  2912. }
  2913. pci_set_master(pdev);
  2914. err = pci_set_dma_mask(pdev, DMA_BIT_MASK(36));
  2915. if (!err)
  2916. err = pci_set_consistent_dma_mask(pdev, DMA_BIT_MASK(36));
  2917. if (err) {
  2918. err = pci_set_dma_mask(pdev, DMA_BIT_MASK(32));
  2919. if (!err)
  2920. err = pci_set_consistent_dma_mask(pdev, DMA_BIT_MASK(32));
  2921. /* both attempts failed: */
  2922. if (err) {
  2923. IWL_WARN(priv, "No suitable DMA available.\n");
  2924. goto out_pci_disable_device;
  2925. }
  2926. }
  2927. err = pci_request_regions(pdev, DRV_NAME);
  2928. if (err)
  2929. goto out_pci_disable_device;
  2930. pci_set_drvdata(pdev, priv);
  2931. /***********************
  2932. * 3. Read REV register
  2933. ***********************/
  2934. priv->hw_base = pci_iomap(pdev, 0, 0);
  2935. if (!priv->hw_base) {
  2936. err = -ENODEV;
  2937. goto out_pci_release_regions;
  2938. }
  2939. IWL_DEBUG_INFO(priv, "pci_resource_len = 0x%08llx\n",
  2940. (unsigned long long) pci_resource_len(pdev, 0));
  2941. IWL_DEBUG_INFO(priv, "pci_resource_base = %p\n", priv->hw_base);
  2942. /* these spin locks will be used in apm_ops.init and EEPROM access
  2943. * we should init now
  2944. */
  2945. spin_lock_init(&priv->reg_lock);
  2946. spin_lock_init(&priv->lock);
  2947. /*
  2948. * stop and reset the on-board processor just in case it is in a
  2949. * strange state ... like being left stranded by a primary kernel
  2950. * and this is now the kdump kernel trying to start up
  2951. */
  2952. iwl_write32(priv, CSR_RESET, CSR_RESET_REG_FLAG_NEVO_RESET);
  2953. iwl_hw_detect(priv);
  2954. IWL_INFO(priv, "Detected Intel Wireless WiFi Link %s REV=0x%X\n",
  2955. priv->cfg->name, priv->hw_rev);
  2956. /* We disable the RETRY_TIMEOUT register (0x41) to keep
  2957. * PCI Tx retries from interfering with C3 CPU state */
  2958. pci_write_config_byte(pdev, PCI_CFG_RETRY_TIMEOUT, 0x00);
  2959. iwl_prepare_card_hw(priv);
  2960. if (!priv->hw_ready) {
  2961. IWL_WARN(priv, "Failed, HW not ready\n");
  2962. goto out_iounmap;
  2963. }
  2964. /*****************
  2965. * 4. Read EEPROM
  2966. *****************/
  2967. /* Read the EEPROM */
  2968. err = iwl_eeprom_init(priv);
  2969. if (err) {
  2970. IWL_ERR(priv, "Unable to init EEPROM\n");
  2971. goto out_iounmap;
  2972. }
  2973. err = iwl_eeprom_check_version(priv);
  2974. if (err)
  2975. goto out_free_eeprom;
  2976. /* extract MAC Address */
  2977. iwl_eeprom_get_mac(priv, priv->mac_addr);
  2978. IWL_DEBUG_INFO(priv, "MAC address: %pM\n", priv->mac_addr);
  2979. SET_IEEE80211_PERM_ADDR(priv->hw, priv->mac_addr);
  2980. /************************
  2981. * 5. Setup HW constants
  2982. ************************/
  2983. if (iwl_set_hw_params(priv)) {
  2984. IWL_ERR(priv, "failed to set hw parameters\n");
  2985. goto out_free_eeprom;
  2986. }
  2987. /*******************
  2988. * 6. Setup priv
  2989. *******************/
  2990. err = iwl_init_drv(priv);
  2991. if (err)
  2992. goto out_free_eeprom;
  2993. /* At this point both hw and priv are initialized. */
  2994. /********************
  2995. * 7. Setup services
  2996. ********************/
  2997. spin_lock_irqsave(&priv->lock, flags);
  2998. iwl_disable_interrupts(priv);
  2999. spin_unlock_irqrestore(&priv->lock, flags);
  3000. pci_enable_msi(priv->pci_dev);
  3001. iwl_alloc_isr_ict(priv);
  3002. err = request_irq(priv->pci_dev->irq, priv->cfg->ops->lib->isr,
  3003. IRQF_SHARED, DRV_NAME, priv);
  3004. if (err) {
  3005. IWL_ERR(priv, "Error allocating IRQ %d\n", priv->pci_dev->irq);
  3006. goto out_disable_msi;
  3007. }
  3008. err = sysfs_create_group(&pdev->dev.kobj, &iwl_attribute_group);
  3009. if (err) {
  3010. IWL_ERR(priv, "failed to create sysfs device attributes\n");
  3011. goto out_free_irq;
  3012. }
  3013. iwl_setup_deferred_work(priv);
  3014. iwl_setup_rx_handlers(priv);
  3015. /*********************************************
  3016. * 8. Enable interrupts and read RFKILL state
  3017. *********************************************/
  3018. /* enable interrupts if needed: hw bug w/a */
  3019. pci_read_config_word(priv->pci_dev, PCI_COMMAND, &pci_cmd);
  3020. if (pci_cmd & PCI_COMMAND_INTX_DISABLE) {
  3021. pci_cmd &= ~PCI_COMMAND_INTX_DISABLE;
  3022. pci_write_config_word(priv->pci_dev, PCI_COMMAND, pci_cmd);
  3023. }
  3024. iwl_enable_interrupts(priv);
  3025. /* If platform's RF_KILL switch is NOT set to KILL */
  3026. if (iwl_read32(priv, CSR_GP_CNTRL) & CSR_GP_CNTRL_REG_FLAG_HW_RF_KILL_SW)
  3027. clear_bit(STATUS_RF_KILL_HW, &priv->status);
  3028. else
  3029. set_bit(STATUS_RF_KILL_HW, &priv->status);
  3030. wiphy_rfkill_set_hw_state(priv->hw->wiphy,
  3031. test_bit(STATUS_RF_KILL_HW, &priv->status));
  3032. iwl_power_initialize(priv);
  3033. iwl_tt_initialize(priv);
  3034. err = iwl_request_firmware(priv, true);
  3035. if (err)
  3036. goto out_remove_sysfs;
  3037. return 0;
  3038. out_remove_sysfs:
  3039. destroy_workqueue(priv->workqueue);
  3040. priv->workqueue = NULL;
  3041. sysfs_remove_group(&pdev->dev.kobj, &iwl_attribute_group);
  3042. out_free_irq:
  3043. free_irq(priv->pci_dev->irq, priv);
  3044. iwl_free_isr_ict(priv);
  3045. out_disable_msi:
  3046. pci_disable_msi(priv->pci_dev);
  3047. iwl_uninit_drv(priv);
  3048. out_free_eeprom:
  3049. iwl_eeprom_free(priv);
  3050. out_iounmap:
  3051. pci_iounmap(pdev, priv->hw_base);
  3052. out_pci_release_regions:
  3053. pci_set_drvdata(pdev, NULL);
  3054. pci_release_regions(pdev);
  3055. out_pci_disable_device:
  3056. pci_disable_device(pdev);
  3057. out_ieee80211_free_hw:
  3058. iwl_free_traffic_mem(priv);
  3059. ieee80211_free_hw(priv->hw);
  3060. out:
  3061. return err;
  3062. }
  3063. static void __devexit iwl_pci_remove(struct pci_dev *pdev)
  3064. {
  3065. struct iwl_priv *priv = pci_get_drvdata(pdev);
  3066. unsigned long flags;
  3067. if (!priv)
  3068. return;
  3069. IWL_DEBUG_INFO(priv, "*** UNLOAD DRIVER ***\n");
  3070. iwl_dbgfs_unregister(priv);
  3071. sysfs_remove_group(&pdev->dev.kobj, &iwl_attribute_group);
  3072. /* ieee80211_unregister_hw call wil cause iwl_mac_stop to
  3073. * to be called and iwl_down since we are removing the device
  3074. * we need to set STATUS_EXIT_PENDING bit.
  3075. */
  3076. set_bit(STATUS_EXIT_PENDING, &priv->status);
  3077. if (priv->mac80211_registered) {
  3078. ieee80211_unregister_hw(priv->hw);
  3079. priv->mac80211_registered = 0;
  3080. } else {
  3081. iwl_down(priv);
  3082. }
  3083. /*
  3084. * Make sure device is reset to low power before unloading driver.
  3085. * This may be redundant with iwl_down(), but there are paths to
  3086. * run iwl_down() without calling apm_ops.stop(), and there are
  3087. * paths to avoid running iwl_down() at all before leaving driver.
  3088. * This (inexpensive) call *makes sure* device is reset.
  3089. */
  3090. priv->cfg->ops->lib->apm_ops.stop(priv);
  3091. iwl_tt_exit(priv);
  3092. /* make sure we flush any pending irq or
  3093. * tasklet for the driver
  3094. */
  3095. spin_lock_irqsave(&priv->lock, flags);
  3096. iwl_disable_interrupts(priv);
  3097. spin_unlock_irqrestore(&priv->lock, flags);
  3098. iwl_synchronize_irq(priv);
  3099. iwl_dealloc_ucode_pci(priv);
  3100. if (priv->rxq.bd)
  3101. iwl_rx_queue_free(priv, &priv->rxq);
  3102. iwl_hw_txq_ctx_free(priv);
  3103. iwl_clear_stations_table(priv);
  3104. iwl_eeprom_free(priv);
  3105. /*netif_stop_queue(dev); */
  3106. flush_workqueue(priv->workqueue);
  3107. /* ieee80211_unregister_hw calls iwl_mac_stop, which flushes
  3108. * priv->workqueue... so we can't take down the workqueue
  3109. * until now... */
  3110. destroy_workqueue(priv->workqueue);
  3111. priv->workqueue = NULL;
  3112. iwl_free_traffic_mem(priv);
  3113. free_irq(priv->pci_dev->irq, priv);
  3114. pci_disable_msi(priv->pci_dev);
  3115. pci_iounmap(pdev, priv->hw_base);
  3116. pci_release_regions(pdev);
  3117. pci_disable_device(pdev);
  3118. pci_set_drvdata(pdev, NULL);
  3119. iwl_uninit_drv(priv);
  3120. iwl_free_isr_ict(priv);
  3121. if (priv->ibss_beacon)
  3122. dev_kfree_skb(priv->ibss_beacon);
  3123. ieee80211_free_hw(priv->hw);
  3124. }
  3125. /*****************************************************************************
  3126. *
  3127. * driver and module entry point
  3128. *
  3129. *****************************************************************************/
  3130. /* Hardware specific file defines the PCI IDs table for that hardware module */
  3131. static DEFINE_PCI_DEVICE_TABLE(iwl_hw_card_ids) = {
  3132. #ifdef CONFIG_IWL4965
  3133. {IWL_PCI_DEVICE(0x4229, PCI_ANY_ID, iwl4965_agn_cfg)},
  3134. {IWL_PCI_DEVICE(0x4230, PCI_ANY_ID, iwl4965_agn_cfg)},
  3135. #endif /* CONFIG_IWL4965 */
  3136. #ifdef CONFIG_IWL5000
  3137. /* 5100 Series WiFi */
  3138. {IWL_PCI_DEVICE(0x4232, 0x1201, iwl5100_agn_cfg)}, /* Mini Card */
  3139. {IWL_PCI_DEVICE(0x4232, 0x1301, iwl5100_agn_cfg)}, /* Half Mini Card */
  3140. {IWL_PCI_DEVICE(0x4232, 0x1204, iwl5100_agn_cfg)}, /* Mini Card */
  3141. {IWL_PCI_DEVICE(0x4232, 0x1304, iwl5100_agn_cfg)}, /* Half Mini Card */
  3142. {IWL_PCI_DEVICE(0x4232, 0x1205, iwl5100_bgn_cfg)}, /* Mini Card */
  3143. {IWL_PCI_DEVICE(0x4232, 0x1305, iwl5100_bgn_cfg)}, /* Half Mini Card */
  3144. {IWL_PCI_DEVICE(0x4232, 0x1206, iwl5100_abg_cfg)}, /* Mini Card */
  3145. {IWL_PCI_DEVICE(0x4232, 0x1306, iwl5100_abg_cfg)}, /* Half Mini Card */
  3146. {IWL_PCI_DEVICE(0x4232, 0x1221, iwl5100_agn_cfg)}, /* Mini Card */
  3147. {IWL_PCI_DEVICE(0x4232, 0x1321, iwl5100_agn_cfg)}, /* Half Mini Card */
  3148. {IWL_PCI_DEVICE(0x4232, 0x1224, iwl5100_agn_cfg)}, /* Mini Card */
  3149. {IWL_PCI_DEVICE(0x4232, 0x1324, iwl5100_agn_cfg)}, /* Half Mini Card */
  3150. {IWL_PCI_DEVICE(0x4232, 0x1225, iwl5100_bgn_cfg)}, /* Mini Card */
  3151. {IWL_PCI_DEVICE(0x4232, 0x1325, iwl5100_bgn_cfg)}, /* Half Mini Card */
  3152. {IWL_PCI_DEVICE(0x4232, 0x1226, iwl5100_abg_cfg)}, /* Mini Card */
  3153. {IWL_PCI_DEVICE(0x4232, 0x1326, iwl5100_abg_cfg)}, /* Half Mini Card */
  3154. {IWL_PCI_DEVICE(0x4237, 0x1211, iwl5100_agn_cfg)}, /* Mini Card */
  3155. {IWL_PCI_DEVICE(0x4237, 0x1311, iwl5100_agn_cfg)}, /* Half Mini Card */
  3156. {IWL_PCI_DEVICE(0x4237, 0x1214, iwl5100_agn_cfg)}, /* Mini Card */
  3157. {IWL_PCI_DEVICE(0x4237, 0x1314, iwl5100_agn_cfg)}, /* Half Mini Card */
  3158. {IWL_PCI_DEVICE(0x4237, 0x1215, iwl5100_bgn_cfg)}, /* Mini Card */
  3159. {IWL_PCI_DEVICE(0x4237, 0x1315, iwl5100_bgn_cfg)}, /* Half Mini Card */
  3160. {IWL_PCI_DEVICE(0x4237, 0x1216, iwl5100_abg_cfg)}, /* Mini Card */
  3161. {IWL_PCI_DEVICE(0x4237, 0x1316, iwl5100_abg_cfg)}, /* Half Mini Card */
  3162. /* 5300 Series WiFi */
  3163. {IWL_PCI_DEVICE(0x4235, 0x1021, iwl5300_agn_cfg)}, /* Mini Card */
  3164. {IWL_PCI_DEVICE(0x4235, 0x1121, iwl5300_agn_cfg)}, /* Half Mini Card */
  3165. {IWL_PCI_DEVICE(0x4235, 0x1024, iwl5300_agn_cfg)}, /* Mini Card */
  3166. {IWL_PCI_DEVICE(0x4235, 0x1124, iwl5300_agn_cfg)}, /* Half Mini Card */
  3167. {IWL_PCI_DEVICE(0x4235, 0x1001, iwl5300_agn_cfg)}, /* Mini Card */
  3168. {IWL_PCI_DEVICE(0x4235, 0x1101, iwl5300_agn_cfg)}, /* Half Mini Card */
  3169. {IWL_PCI_DEVICE(0x4235, 0x1004, iwl5300_agn_cfg)}, /* Mini Card */
  3170. {IWL_PCI_DEVICE(0x4235, 0x1104, iwl5300_agn_cfg)}, /* Half Mini Card */
  3171. {IWL_PCI_DEVICE(0x4236, 0x1011, iwl5300_agn_cfg)}, /* Mini Card */
  3172. {IWL_PCI_DEVICE(0x4236, 0x1111, iwl5300_agn_cfg)}, /* Half Mini Card */
  3173. {IWL_PCI_DEVICE(0x4236, 0x1014, iwl5300_agn_cfg)}, /* Mini Card */
  3174. {IWL_PCI_DEVICE(0x4236, 0x1114, iwl5300_agn_cfg)}, /* Half Mini Card */
  3175. /* 5350 Series WiFi/WiMax */
  3176. {IWL_PCI_DEVICE(0x423A, 0x1001, iwl5350_agn_cfg)}, /* Mini Card */
  3177. {IWL_PCI_DEVICE(0x423A, 0x1021, iwl5350_agn_cfg)}, /* Mini Card */
  3178. {IWL_PCI_DEVICE(0x423B, 0x1011, iwl5350_agn_cfg)}, /* Mini Card */
  3179. /* 5150 Series Wifi/WiMax */
  3180. {IWL_PCI_DEVICE(0x423C, 0x1201, iwl5150_agn_cfg)}, /* Mini Card */
  3181. {IWL_PCI_DEVICE(0x423C, 0x1301, iwl5150_agn_cfg)}, /* Half Mini Card */
  3182. {IWL_PCI_DEVICE(0x423C, 0x1206, iwl5150_abg_cfg)}, /* Mini Card */
  3183. {IWL_PCI_DEVICE(0x423C, 0x1306, iwl5150_abg_cfg)}, /* Half Mini Card */
  3184. {IWL_PCI_DEVICE(0x423C, 0x1221, iwl5150_agn_cfg)}, /* Mini Card */
  3185. {IWL_PCI_DEVICE(0x423C, 0x1321, iwl5150_agn_cfg)}, /* Half Mini Card */
  3186. {IWL_PCI_DEVICE(0x423D, 0x1211, iwl5150_agn_cfg)}, /* Mini Card */
  3187. {IWL_PCI_DEVICE(0x423D, 0x1311, iwl5150_agn_cfg)}, /* Half Mini Card */
  3188. {IWL_PCI_DEVICE(0x423D, 0x1216, iwl5150_abg_cfg)}, /* Mini Card */
  3189. {IWL_PCI_DEVICE(0x423D, 0x1316, iwl5150_abg_cfg)}, /* Half Mini Card */
  3190. /* 6x00 Series */
  3191. {IWL_PCI_DEVICE(0x422B, 0x1101, iwl6000_3agn_cfg)},
  3192. {IWL_PCI_DEVICE(0x422B, 0x1121, iwl6000_3agn_cfg)},
  3193. {IWL_PCI_DEVICE(0x422C, 0x1301, iwl6000i_2agn_cfg)},
  3194. {IWL_PCI_DEVICE(0x422C, 0x1306, iwl6000i_2abg_cfg)},
  3195. {IWL_PCI_DEVICE(0x422C, 0x1307, iwl6000i_2bg_cfg)},
  3196. {IWL_PCI_DEVICE(0x422C, 0x1321, iwl6000i_2agn_cfg)},
  3197. {IWL_PCI_DEVICE(0x422C, 0x1326, iwl6000i_2abg_cfg)},
  3198. {IWL_PCI_DEVICE(0x4238, 0x1111, iwl6000_3agn_cfg)},
  3199. {IWL_PCI_DEVICE(0x4239, 0x1311, iwl6000i_2agn_cfg)},
  3200. {IWL_PCI_DEVICE(0x4239, 0x1316, iwl6000i_2abg_cfg)},
  3201. /* 6x50 WiFi/WiMax Series */
  3202. {IWL_PCI_DEVICE(0x0087, 0x1301, iwl6050_2agn_cfg)},
  3203. {IWL_PCI_DEVICE(0x0087, 0x1306, iwl6050_2abg_cfg)},
  3204. {IWL_PCI_DEVICE(0x0087, 0x1321, iwl6050_2agn_cfg)},
  3205. {IWL_PCI_DEVICE(0x0087, 0x1326, iwl6050_2abg_cfg)},
  3206. {IWL_PCI_DEVICE(0x0089, 0x1311, iwl6050_2agn_cfg)},
  3207. {IWL_PCI_DEVICE(0x0089, 0x1316, iwl6050_2abg_cfg)},
  3208. /* 1000 Series WiFi */
  3209. {IWL_PCI_DEVICE(0x0083, 0x1205, iwl1000_bgn_cfg)},
  3210. {IWL_PCI_DEVICE(0x0083, 0x1305, iwl1000_bgn_cfg)},
  3211. {IWL_PCI_DEVICE(0x0083, 0x1225, iwl1000_bgn_cfg)},
  3212. {IWL_PCI_DEVICE(0x0083, 0x1325, iwl1000_bgn_cfg)},
  3213. {IWL_PCI_DEVICE(0x0084, 0x1215, iwl1000_bgn_cfg)},
  3214. {IWL_PCI_DEVICE(0x0084, 0x1315, iwl1000_bgn_cfg)},
  3215. {IWL_PCI_DEVICE(0x0083, 0x1206, iwl1000_bg_cfg)},
  3216. {IWL_PCI_DEVICE(0x0083, 0x1306, iwl1000_bg_cfg)},
  3217. {IWL_PCI_DEVICE(0x0083, 0x1226, iwl1000_bg_cfg)},
  3218. {IWL_PCI_DEVICE(0x0083, 0x1326, iwl1000_bg_cfg)},
  3219. {IWL_PCI_DEVICE(0x0084, 0x1216, iwl1000_bg_cfg)},
  3220. {IWL_PCI_DEVICE(0x0084, 0x1316, iwl1000_bg_cfg)},
  3221. #endif /* CONFIG_IWL5000 */
  3222. {0}
  3223. };
  3224. MODULE_DEVICE_TABLE(pci, iwl_hw_card_ids);
  3225. static struct pci_driver iwl_driver = {
  3226. .name = DRV_NAME,
  3227. .id_table = iwl_hw_card_ids,
  3228. .probe = iwl_pci_probe,
  3229. .remove = __devexit_p(iwl_pci_remove),
  3230. #ifdef CONFIG_PM
  3231. .suspend = iwl_pci_suspend,
  3232. .resume = iwl_pci_resume,
  3233. #endif
  3234. };
  3235. static int __init iwl_init(void)
  3236. {
  3237. int ret;
  3238. printk(KERN_INFO DRV_NAME ": " DRV_DESCRIPTION ", " DRV_VERSION "\n");
  3239. printk(KERN_INFO DRV_NAME ": " DRV_COPYRIGHT "\n");
  3240. ret = iwlagn_rate_control_register();
  3241. if (ret) {
  3242. printk(KERN_ERR DRV_NAME
  3243. "Unable to register rate control algorithm: %d\n", ret);
  3244. return ret;
  3245. }
  3246. ret = pci_register_driver(&iwl_driver);
  3247. if (ret) {
  3248. printk(KERN_ERR DRV_NAME "Unable to initialize PCI module\n");
  3249. goto error_register;
  3250. }
  3251. return ret;
  3252. error_register:
  3253. iwlagn_rate_control_unregister();
  3254. return ret;
  3255. }
  3256. static void __exit iwl_exit(void)
  3257. {
  3258. pci_unregister_driver(&iwl_driver);
  3259. iwlagn_rate_control_unregister();
  3260. }
  3261. module_exit(iwl_exit);
  3262. module_init(iwl_init);
  3263. #ifdef CONFIG_IWLWIFI_DEBUG
  3264. module_param_named(debug50, iwl_debug_level, uint, S_IRUGO);
  3265. MODULE_PARM_DESC(debug50, "50XX debug output mask (deprecated)");
  3266. module_param_named(debug, iwl_debug_level, uint, S_IRUGO | S_IWUSR);
  3267. MODULE_PARM_DESC(debug, "debug output mask");
  3268. #endif