qlcnic_init.c 40 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677787980818283848586878889909192939495969798991001011021031041051061071081091101111121131141151161171181191201211221231241251261271281291301311321331341351361371381391401411421431441451461471481491501511521531541551561571581591601611621631641651661671681691701711721731741751761771781791801811821831841851861871881891901911921931941951961971981992002012022032042052062072082092102112122132142152162172182192202212222232242252262272282292302312322332342352362372382392402412422432442452462472482492502512522532542552562572582592602612622632642652662672682692702712722732742752762772782792802812822832842852862872882892902912922932942952962972982993003013023033043053063073083093103113123133143153163173183193203213223233243253263273283293303313323333343353363373383393403413423433443453463473483493503513523533543553563573583593603613623633643653663673683693703713723733743753763773783793803813823833843853863873883893903913923933943953963973983994004014024034044054064074084094104114124134144154164174184194204214224234244254264274284294304314324334344354364374384394404414424434444454464474484494504514524534544554564574584594604614624634644654664674684694704714724734744754764774784794804814824834844854864874884894904914924934944954964974984995005015025035045055065075085095105115125135145155165175185195205215225235245255265275285295305315325335345355365375385395405415425435445455465475485495505515525535545555565575585595605615625635645655665675685695705715725735745755765775785795805815825835845855865875885895905915925935945955965975985996006016026036046056066076086096106116126136146156166176186196206216226236246256266276286296306316326336346356366376386396406416426436446456466476486496506516526536546556566576586596606616626636646656666676686696706716726736746756766776786796806816826836846856866876886896906916926936946956966976986997007017027037047057067077087097107117127137147157167177187197207217227237247257267277287297307317327337347357367377387397407417427437447457467477487497507517527537547557567577587597607617627637647657667677687697707717727737747757767777787797807817827837847857867877887897907917927937947957967977987998008018028038048058068078088098108118128138148158168178188198208218228238248258268278288298308318328338348358368378388398408418428438448458468478488498508518528538548558568578588598608618628638648658668678688698708718728738748758768778788798808818828838848858868878888898908918928938948958968978988999009019029039049059069079089099109119129139149159169179189199209219229239249259269279289299309319329339349359369379389399409419429439449459469479489499509519529539549559569579589599609619629639649659669679689699709719729739749759769779789799809819829839849859869879889899909919929939949959969979989991000100110021003100410051006100710081009101010111012101310141015101610171018101910201021102210231024102510261027102810291030103110321033103410351036103710381039104010411042104310441045104610471048104910501051105210531054105510561057105810591060106110621063106410651066106710681069107010711072107310741075107610771078107910801081108210831084108510861087108810891090109110921093109410951096109710981099110011011102110311041105110611071108110911101111111211131114111511161117111811191120112111221123112411251126112711281129113011311132113311341135113611371138113911401141114211431144114511461147114811491150115111521153115411551156115711581159116011611162116311641165116611671168116911701171117211731174117511761177117811791180118111821183118411851186118711881189119011911192119311941195119611971198119912001201120212031204120512061207120812091210121112121213121412151216121712181219122012211222122312241225122612271228122912301231123212331234123512361237123812391240124112421243124412451246124712481249125012511252125312541255125612571258125912601261126212631264126512661267126812691270127112721273127412751276127712781279128012811282128312841285128612871288128912901291129212931294129512961297129812991300130113021303130413051306130713081309131013111312131313141315131613171318131913201321132213231324132513261327132813291330133113321333133413351336133713381339134013411342134313441345134613471348134913501351135213531354135513561357135813591360136113621363136413651366136713681369137013711372137313741375137613771378137913801381138213831384138513861387138813891390139113921393139413951396139713981399140014011402140314041405140614071408140914101411141214131414141514161417141814191420142114221423142414251426142714281429143014311432143314341435143614371438143914401441144214431444144514461447144814491450145114521453145414551456145714581459146014611462146314641465146614671468146914701471147214731474147514761477147814791480148114821483148414851486148714881489149014911492149314941495149614971498149915001501150215031504150515061507150815091510151115121513151415151516151715181519152015211522152315241525152615271528152915301531153215331534153515361537153815391540154115421543154415451546154715481549155015511552155315541555155615571558155915601561156215631564156515661567156815691570157115721573157415751576157715781579158015811582158315841585158615871588158915901591159215931594159515961597159815991600160116021603160416051606160716081609161016111612161316141615161616171618161916201621162216231624162516261627162816291630163116321633163416351636163716381639164016411642164316441645164616471648164916501651165216531654165516561657165816591660166116621663166416651666166716681669167016711672167316741675167616771678
  1. /*
  2. * Copyright (C) 2009 - QLogic Corporation.
  3. * All rights reserved.
  4. *
  5. * This program is free software; you can redistribute it and/or
  6. * modify it under the terms of the GNU General Public License
  7. * as published by the Free Software Foundation; either version 2
  8. * of the License, or (at your option) any later version.
  9. *
  10. * This program is distributed in the hope that it will be useful, but
  11. * WITHOUT ANY WARRANTY; without even the implied warranty of
  12. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  13. * GNU General Public License for more details.
  14. *
  15. * You should have received a copy of the GNU General Public License
  16. * along with this program; if not, write to the Free Software
  17. * Foundation, Inc., 59 Temple Place - Suite 330, Boston,
  18. * MA 02111-1307, USA.
  19. *
  20. * The full GNU General Public License is included in this distribution
  21. * in the file called "COPYING".
  22. *
  23. */
  24. #include <linux/netdevice.h>
  25. #include <linux/delay.h>
  26. #include <linux/slab.h>
  27. #include "qlcnic.h"
  28. struct crb_addr_pair {
  29. u32 addr;
  30. u32 data;
  31. };
  32. #define QLCNIC_MAX_CRB_XFORM 60
  33. static unsigned int crb_addr_xform[QLCNIC_MAX_CRB_XFORM];
  34. #define crb_addr_transform(name) \
  35. (crb_addr_xform[QLCNIC_HW_PX_MAP_CRB_##name] = \
  36. QLCNIC_HW_CRB_HUB_AGT_ADR_##name << 20)
  37. #define QLCNIC_ADDR_ERROR (0xffffffff)
  38. static void
  39. qlcnic_post_rx_buffers_nodb(struct qlcnic_adapter *adapter,
  40. struct qlcnic_host_rds_ring *rds_ring);
  41. static void crb_addr_transform_setup(void)
  42. {
  43. crb_addr_transform(XDMA);
  44. crb_addr_transform(TIMR);
  45. crb_addr_transform(SRE);
  46. crb_addr_transform(SQN3);
  47. crb_addr_transform(SQN2);
  48. crb_addr_transform(SQN1);
  49. crb_addr_transform(SQN0);
  50. crb_addr_transform(SQS3);
  51. crb_addr_transform(SQS2);
  52. crb_addr_transform(SQS1);
  53. crb_addr_transform(SQS0);
  54. crb_addr_transform(RPMX7);
  55. crb_addr_transform(RPMX6);
  56. crb_addr_transform(RPMX5);
  57. crb_addr_transform(RPMX4);
  58. crb_addr_transform(RPMX3);
  59. crb_addr_transform(RPMX2);
  60. crb_addr_transform(RPMX1);
  61. crb_addr_transform(RPMX0);
  62. crb_addr_transform(ROMUSB);
  63. crb_addr_transform(SN);
  64. crb_addr_transform(QMN);
  65. crb_addr_transform(QMS);
  66. crb_addr_transform(PGNI);
  67. crb_addr_transform(PGND);
  68. crb_addr_transform(PGN3);
  69. crb_addr_transform(PGN2);
  70. crb_addr_transform(PGN1);
  71. crb_addr_transform(PGN0);
  72. crb_addr_transform(PGSI);
  73. crb_addr_transform(PGSD);
  74. crb_addr_transform(PGS3);
  75. crb_addr_transform(PGS2);
  76. crb_addr_transform(PGS1);
  77. crb_addr_transform(PGS0);
  78. crb_addr_transform(PS);
  79. crb_addr_transform(PH);
  80. crb_addr_transform(NIU);
  81. crb_addr_transform(I2Q);
  82. crb_addr_transform(EG);
  83. crb_addr_transform(MN);
  84. crb_addr_transform(MS);
  85. crb_addr_transform(CAS2);
  86. crb_addr_transform(CAS1);
  87. crb_addr_transform(CAS0);
  88. crb_addr_transform(CAM);
  89. crb_addr_transform(C2C1);
  90. crb_addr_transform(C2C0);
  91. crb_addr_transform(SMB);
  92. crb_addr_transform(OCM0);
  93. crb_addr_transform(I2C0);
  94. }
  95. void qlcnic_release_rx_buffers(struct qlcnic_adapter *adapter)
  96. {
  97. struct qlcnic_recv_context *recv_ctx;
  98. struct qlcnic_host_rds_ring *rds_ring;
  99. struct qlcnic_rx_buffer *rx_buf;
  100. int i, ring;
  101. recv_ctx = &adapter->recv_ctx;
  102. for (ring = 0; ring < adapter->max_rds_rings; ring++) {
  103. rds_ring = &recv_ctx->rds_rings[ring];
  104. for (i = 0; i < rds_ring->num_desc; ++i) {
  105. rx_buf = &(rds_ring->rx_buf_arr[i]);
  106. if (rx_buf->state == QLCNIC_BUFFER_FREE)
  107. continue;
  108. pci_unmap_single(adapter->pdev,
  109. rx_buf->dma,
  110. rds_ring->dma_size,
  111. PCI_DMA_FROMDEVICE);
  112. if (rx_buf->skb != NULL)
  113. dev_kfree_skb_any(rx_buf->skb);
  114. }
  115. }
  116. }
  117. void qlcnic_release_tx_buffers(struct qlcnic_adapter *adapter)
  118. {
  119. struct qlcnic_cmd_buffer *cmd_buf;
  120. struct qlcnic_skb_frag *buffrag;
  121. int i, j;
  122. struct qlcnic_host_tx_ring *tx_ring = adapter->tx_ring;
  123. cmd_buf = tx_ring->cmd_buf_arr;
  124. for (i = 0; i < tx_ring->num_desc; i++) {
  125. buffrag = cmd_buf->frag_array;
  126. if (buffrag->dma) {
  127. pci_unmap_single(adapter->pdev, buffrag->dma,
  128. buffrag->length, PCI_DMA_TODEVICE);
  129. buffrag->dma = 0ULL;
  130. }
  131. for (j = 0; j < cmd_buf->frag_count; j++) {
  132. buffrag++;
  133. if (buffrag->dma) {
  134. pci_unmap_page(adapter->pdev, buffrag->dma,
  135. buffrag->length,
  136. PCI_DMA_TODEVICE);
  137. buffrag->dma = 0ULL;
  138. }
  139. }
  140. if (cmd_buf->skb) {
  141. dev_kfree_skb_any(cmd_buf->skb);
  142. cmd_buf->skb = NULL;
  143. }
  144. cmd_buf++;
  145. }
  146. }
  147. void qlcnic_free_sw_resources(struct qlcnic_adapter *adapter)
  148. {
  149. struct qlcnic_recv_context *recv_ctx;
  150. struct qlcnic_host_rds_ring *rds_ring;
  151. struct qlcnic_host_tx_ring *tx_ring;
  152. int ring;
  153. recv_ctx = &adapter->recv_ctx;
  154. if (recv_ctx->rds_rings == NULL)
  155. goto skip_rds;
  156. for (ring = 0; ring < adapter->max_rds_rings; ring++) {
  157. rds_ring = &recv_ctx->rds_rings[ring];
  158. vfree(rds_ring->rx_buf_arr);
  159. rds_ring->rx_buf_arr = NULL;
  160. }
  161. kfree(recv_ctx->rds_rings);
  162. skip_rds:
  163. if (adapter->tx_ring == NULL)
  164. return;
  165. tx_ring = adapter->tx_ring;
  166. vfree(tx_ring->cmd_buf_arr);
  167. kfree(adapter->tx_ring);
  168. }
  169. int qlcnic_alloc_sw_resources(struct qlcnic_adapter *adapter)
  170. {
  171. struct qlcnic_recv_context *recv_ctx;
  172. struct qlcnic_host_rds_ring *rds_ring;
  173. struct qlcnic_host_sds_ring *sds_ring;
  174. struct qlcnic_host_tx_ring *tx_ring;
  175. struct qlcnic_rx_buffer *rx_buf;
  176. int ring, i, size;
  177. struct qlcnic_cmd_buffer *cmd_buf_arr;
  178. struct net_device *netdev = adapter->netdev;
  179. size = sizeof(struct qlcnic_host_tx_ring);
  180. tx_ring = kzalloc(size, GFP_KERNEL);
  181. if (tx_ring == NULL) {
  182. dev_err(&netdev->dev, "failed to allocate tx ring struct\n");
  183. return -ENOMEM;
  184. }
  185. adapter->tx_ring = tx_ring;
  186. tx_ring->num_desc = adapter->num_txd;
  187. tx_ring->txq = netdev_get_tx_queue(netdev, 0);
  188. cmd_buf_arr = vmalloc(TX_BUFF_RINGSIZE(tx_ring));
  189. if (cmd_buf_arr == NULL) {
  190. dev_err(&netdev->dev, "failed to allocate cmd buffer ring\n");
  191. return -ENOMEM;
  192. }
  193. memset(cmd_buf_arr, 0, TX_BUFF_RINGSIZE(tx_ring));
  194. tx_ring->cmd_buf_arr = cmd_buf_arr;
  195. recv_ctx = &adapter->recv_ctx;
  196. size = adapter->max_rds_rings * sizeof(struct qlcnic_host_rds_ring);
  197. rds_ring = kzalloc(size, GFP_KERNEL);
  198. if (rds_ring == NULL) {
  199. dev_err(&netdev->dev, "failed to allocate rds ring struct\n");
  200. return -ENOMEM;
  201. }
  202. recv_ctx->rds_rings = rds_ring;
  203. for (ring = 0; ring < adapter->max_rds_rings; ring++) {
  204. rds_ring = &recv_ctx->rds_rings[ring];
  205. switch (ring) {
  206. case RCV_RING_NORMAL:
  207. rds_ring->num_desc = adapter->num_rxd;
  208. if (adapter->ahw.cut_through) {
  209. rds_ring->dma_size =
  210. QLCNIC_CT_DEFAULT_RX_BUF_LEN;
  211. rds_ring->skb_size =
  212. QLCNIC_CT_DEFAULT_RX_BUF_LEN;
  213. } else {
  214. rds_ring->dma_size =
  215. QLCNIC_P3_RX_BUF_MAX_LEN;
  216. rds_ring->skb_size =
  217. rds_ring->dma_size + NET_IP_ALIGN;
  218. }
  219. break;
  220. case RCV_RING_JUMBO:
  221. rds_ring->num_desc = adapter->num_jumbo_rxd;
  222. rds_ring->dma_size =
  223. QLCNIC_P3_RX_JUMBO_BUF_MAX_LEN;
  224. if (adapter->capabilities & QLCNIC_FW_CAPABILITY_HW_LRO)
  225. rds_ring->dma_size += QLCNIC_LRO_BUFFER_EXTRA;
  226. rds_ring->skb_size =
  227. rds_ring->dma_size + NET_IP_ALIGN;
  228. break;
  229. case RCV_RING_LRO:
  230. rds_ring->num_desc = adapter->num_lro_rxd;
  231. rds_ring->dma_size = QLCNIC_RX_LRO_BUFFER_LENGTH;
  232. rds_ring->skb_size = rds_ring->dma_size + NET_IP_ALIGN;
  233. break;
  234. }
  235. rds_ring->rx_buf_arr = (struct qlcnic_rx_buffer *)
  236. vmalloc(RCV_BUFF_RINGSIZE(rds_ring));
  237. if (rds_ring->rx_buf_arr == NULL) {
  238. dev_err(&netdev->dev, "Failed to allocate "
  239. "rx buffer ring %d\n", ring);
  240. goto err_out;
  241. }
  242. memset(rds_ring->rx_buf_arr, 0, RCV_BUFF_RINGSIZE(rds_ring));
  243. INIT_LIST_HEAD(&rds_ring->free_list);
  244. /*
  245. * Now go through all of them, set reference handles
  246. * and put them in the queues.
  247. */
  248. rx_buf = rds_ring->rx_buf_arr;
  249. for (i = 0; i < rds_ring->num_desc; i++) {
  250. list_add_tail(&rx_buf->list,
  251. &rds_ring->free_list);
  252. rx_buf->ref_handle = i;
  253. rx_buf->state = QLCNIC_BUFFER_FREE;
  254. rx_buf++;
  255. }
  256. spin_lock_init(&rds_ring->lock);
  257. }
  258. for (ring = 0; ring < adapter->max_sds_rings; ring++) {
  259. sds_ring = &recv_ctx->sds_rings[ring];
  260. sds_ring->irq = adapter->msix_entries[ring].vector;
  261. sds_ring->adapter = adapter;
  262. sds_ring->num_desc = adapter->num_rxd;
  263. for (i = 0; i < NUM_RCV_DESC_RINGS; i++)
  264. INIT_LIST_HEAD(&sds_ring->free_list[i]);
  265. }
  266. return 0;
  267. err_out:
  268. qlcnic_free_sw_resources(adapter);
  269. return -ENOMEM;
  270. }
  271. /*
  272. * Utility to translate from internal Phantom CRB address
  273. * to external PCI CRB address.
  274. */
  275. static u32 qlcnic_decode_crb_addr(u32 addr)
  276. {
  277. int i;
  278. u32 base_addr, offset, pci_base;
  279. crb_addr_transform_setup();
  280. pci_base = QLCNIC_ADDR_ERROR;
  281. base_addr = addr & 0xfff00000;
  282. offset = addr & 0x000fffff;
  283. for (i = 0; i < QLCNIC_MAX_CRB_XFORM; i++) {
  284. if (crb_addr_xform[i] == base_addr) {
  285. pci_base = i << 20;
  286. break;
  287. }
  288. }
  289. if (pci_base == QLCNIC_ADDR_ERROR)
  290. return pci_base;
  291. else
  292. return pci_base + offset;
  293. }
  294. #define QLCNIC_MAX_ROM_WAIT_USEC 100
  295. static int qlcnic_wait_rom_done(struct qlcnic_adapter *adapter)
  296. {
  297. long timeout = 0;
  298. long done = 0;
  299. cond_resched();
  300. while (done == 0) {
  301. done = QLCRD32(adapter, QLCNIC_ROMUSB_GLB_STATUS);
  302. done &= 2;
  303. if (++timeout >= QLCNIC_MAX_ROM_WAIT_USEC) {
  304. dev_err(&adapter->pdev->dev,
  305. "Timeout reached waiting for rom done");
  306. return -EIO;
  307. }
  308. udelay(1);
  309. }
  310. return 0;
  311. }
  312. static int do_rom_fast_read(struct qlcnic_adapter *adapter,
  313. int addr, int *valp)
  314. {
  315. QLCWR32(adapter, QLCNIC_ROMUSB_ROM_ADDRESS, addr);
  316. QLCWR32(adapter, QLCNIC_ROMUSB_ROM_DUMMY_BYTE_CNT, 0);
  317. QLCWR32(adapter, QLCNIC_ROMUSB_ROM_ABYTE_CNT, 3);
  318. QLCWR32(adapter, QLCNIC_ROMUSB_ROM_INSTR_OPCODE, 0xb);
  319. if (qlcnic_wait_rom_done(adapter)) {
  320. dev_err(&adapter->pdev->dev, "Error waiting for rom done\n");
  321. return -EIO;
  322. }
  323. /* reset abyte_cnt and dummy_byte_cnt */
  324. QLCWR32(adapter, QLCNIC_ROMUSB_ROM_ABYTE_CNT, 0);
  325. udelay(10);
  326. QLCWR32(adapter, QLCNIC_ROMUSB_ROM_DUMMY_BYTE_CNT, 0);
  327. *valp = QLCRD32(adapter, QLCNIC_ROMUSB_ROM_RDATA);
  328. return 0;
  329. }
  330. static int do_rom_fast_read_words(struct qlcnic_adapter *adapter, int addr,
  331. u8 *bytes, size_t size)
  332. {
  333. int addridx;
  334. int ret = 0;
  335. for (addridx = addr; addridx < (addr + size); addridx += 4) {
  336. int v;
  337. ret = do_rom_fast_read(adapter, addridx, &v);
  338. if (ret != 0)
  339. break;
  340. *(__le32 *)bytes = cpu_to_le32(v);
  341. bytes += 4;
  342. }
  343. return ret;
  344. }
  345. int
  346. qlcnic_rom_fast_read_words(struct qlcnic_adapter *adapter, int addr,
  347. u8 *bytes, size_t size)
  348. {
  349. int ret;
  350. ret = qlcnic_rom_lock(adapter);
  351. if (ret < 0)
  352. return ret;
  353. ret = do_rom_fast_read_words(adapter, addr, bytes, size);
  354. qlcnic_rom_unlock(adapter);
  355. return ret;
  356. }
  357. int qlcnic_rom_fast_read(struct qlcnic_adapter *adapter, int addr, int *valp)
  358. {
  359. int ret;
  360. if (qlcnic_rom_lock(adapter) != 0)
  361. return -EIO;
  362. ret = do_rom_fast_read(adapter, addr, valp);
  363. qlcnic_rom_unlock(adapter);
  364. return ret;
  365. }
  366. int qlcnic_pinit_from_rom(struct qlcnic_adapter *adapter)
  367. {
  368. int addr, val;
  369. int i, n, init_delay;
  370. struct crb_addr_pair *buf;
  371. unsigned offset;
  372. u32 off;
  373. struct pci_dev *pdev = adapter->pdev;
  374. /* resetall */
  375. qlcnic_rom_lock(adapter);
  376. QLCWR32(adapter, QLCNIC_ROMUSB_GLB_SW_RESET, 0xffffffff);
  377. qlcnic_rom_unlock(adapter);
  378. if (qlcnic_rom_fast_read(adapter, 0, &n) != 0 || (n != 0xcafecafe) ||
  379. qlcnic_rom_fast_read(adapter, 4, &n) != 0) {
  380. dev_err(&pdev->dev, "ERROR Reading crb_init area: val:%x\n", n);
  381. return -EIO;
  382. }
  383. offset = n & 0xffffU;
  384. n = (n >> 16) & 0xffffU;
  385. if (n >= 1024) {
  386. dev_err(&pdev->dev, "QLOGIC card flash not initialized.\n");
  387. return -EIO;
  388. }
  389. buf = kcalloc(n, sizeof(struct crb_addr_pair), GFP_KERNEL);
  390. if (buf == NULL) {
  391. dev_err(&pdev->dev, "Unable to calloc memory for rom read.\n");
  392. return -ENOMEM;
  393. }
  394. for (i = 0; i < n; i++) {
  395. if (qlcnic_rom_fast_read(adapter, 8*i + 4*offset, &val) != 0 ||
  396. qlcnic_rom_fast_read(adapter, 8*i + 4*offset + 4, &addr) != 0) {
  397. kfree(buf);
  398. return -EIO;
  399. }
  400. buf[i].addr = addr;
  401. buf[i].data = val;
  402. }
  403. for (i = 0; i < n; i++) {
  404. off = qlcnic_decode_crb_addr(buf[i].addr);
  405. if (off == QLCNIC_ADDR_ERROR) {
  406. dev_err(&pdev->dev, "CRB init value out of range %x\n",
  407. buf[i].addr);
  408. continue;
  409. }
  410. off += QLCNIC_PCI_CRBSPACE;
  411. if (off & 1)
  412. continue;
  413. /* skipping cold reboot MAGIC */
  414. if (off == QLCNIC_CAM_RAM(0x1fc))
  415. continue;
  416. if (off == (QLCNIC_CRB_I2C0 + 0x1c))
  417. continue;
  418. if (off == (ROMUSB_GLB + 0xbc)) /* do not reset PCI */
  419. continue;
  420. if (off == (ROMUSB_GLB + 0xa8))
  421. continue;
  422. if (off == (ROMUSB_GLB + 0xc8)) /* core clock */
  423. continue;
  424. if (off == (ROMUSB_GLB + 0x24)) /* MN clock */
  425. continue;
  426. if (off == (ROMUSB_GLB + 0x1c)) /* MS clock */
  427. continue;
  428. if ((off & 0x0ff00000) == QLCNIC_CRB_DDR_NET)
  429. continue;
  430. /* skip the function enable register */
  431. if (off == QLCNIC_PCIE_REG(PCIE_SETUP_FUNCTION))
  432. continue;
  433. if (off == QLCNIC_PCIE_REG(PCIE_SETUP_FUNCTION2))
  434. continue;
  435. if ((off & 0x0ff00000) == QLCNIC_CRB_SMB)
  436. continue;
  437. init_delay = 1;
  438. /* After writing this register, HW needs time for CRB */
  439. /* to quiet down (else crb_window returns 0xffffffff) */
  440. if (off == QLCNIC_ROMUSB_GLB_SW_RESET)
  441. init_delay = 1000;
  442. QLCWR32(adapter, off, buf[i].data);
  443. msleep(init_delay);
  444. }
  445. kfree(buf);
  446. /* p2dn replyCount */
  447. QLCWR32(adapter, QLCNIC_CRB_PEG_NET_D + 0xec, 0x1e);
  448. /* disable_peg_cache 0 & 1*/
  449. QLCWR32(adapter, QLCNIC_CRB_PEG_NET_D + 0x4c, 8);
  450. QLCWR32(adapter, QLCNIC_CRB_PEG_NET_I + 0x4c, 8);
  451. /* peg_clr_all */
  452. QLCWR32(adapter, QLCNIC_CRB_PEG_NET_0 + 0x8, 0);
  453. QLCWR32(adapter, QLCNIC_CRB_PEG_NET_0 + 0xc, 0);
  454. QLCWR32(adapter, QLCNIC_CRB_PEG_NET_1 + 0x8, 0);
  455. QLCWR32(adapter, QLCNIC_CRB_PEG_NET_1 + 0xc, 0);
  456. QLCWR32(adapter, QLCNIC_CRB_PEG_NET_2 + 0x8, 0);
  457. QLCWR32(adapter, QLCNIC_CRB_PEG_NET_2 + 0xc, 0);
  458. QLCWR32(adapter, QLCNIC_CRB_PEG_NET_3 + 0x8, 0);
  459. QLCWR32(adapter, QLCNIC_CRB_PEG_NET_3 + 0xc, 0);
  460. return 0;
  461. }
  462. static int
  463. qlcnic_has_mn(struct qlcnic_adapter *adapter)
  464. {
  465. u32 capability, flashed_ver;
  466. capability = 0;
  467. qlcnic_rom_fast_read(adapter,
  468. QLCNIC_FW_VERSION_OFFSET, (int *)&flashed_ver);
  469. flashed_ver = QLCNIC_DECODE_VERSION(flashed_ver);
  470. if (flashed_ver >= QLCNIC_VERSION_CODE(4, 0, 220)) {
  471. capability = QLCRD32(adapter, QLCNIC_PEG_TUNE_CAPABILITY);
  472. if (capability & QLCNIC_PEG_TUNE_MN_PRESENT)
  473. return 1;
  474. }
  475. return 0;
  476. }
  477. static
  478. struct uni_table_desc *qlcnic_get_table_desc(const u8 *unirom, int section)
  479. {
  480. u32 i;
  481. struct uni_table_desc *directory = (struct uni_table_desc *) &unirom[0];
  482. __le32 entries = cpu_to_le32(directory->num_entries);
  483. for (i = 0; i < entries; i++) {
  484. __le32 offs = cpu_to_le32(directory->findex) +
  485. (i * cpu_to_le32(directory->entry_size));
  486. __le32 tab_type = cpu_to_le32(*((u32 *)&unirom[offs] + 8));
  487. if (tab_type == section)
  488. return (struct uni_table_desc *) &unirom[offs];
  489. }
  490. return NULL;
  491. }
  492. #define FILEHEADER_SIZE (14 * 4)
  493. static int
  494. qlcnic_validate_header(struct qlcnic_adapter *adapter)
  495. {
  496. const u8 *unirom = adapter->fw->data;
  497. struct uni_table_desc *directory = (struct uni_table_desc *) &unirom[0];
  498. __le32 fw_file_size = adapter->fw->size;
  499. __le32 entries;
  500. __le32 entry_size;
  501. __le32 tab_size;
  502. if (fw_file_size < FILEHEADER_SIZE)
  503. return -EINVAL;
  504. entries = cpu_to_le32(directory->num_entries);
  505. entry_size = cpu_to_le32(directory->entry_size);
  506. tab_size = cpu_to_le32(directory->findex) + (entries * entry_size);
  507. if (fw_file_size < tab_size)
  508. return -EINVAL;
  509. return 0;
  510. }
  511. static int
  512. qlcnic_validate_bootld(struct qlcnic_adapter *adapter)
  513. {
  514. struct uni_table_desc *tab_desc;
  515. struct uni_data_desc *descr;
  516. const u8 *unirom = adapter->fw->data;
  517. int idx = cpu_to_le32(*((int *)&unirom[adapter->file_prd_off] +
  518. QLCNIC_UNI_BOOTLD_IDX_OFF));
  519. __le32 offs;
  520. __le32 tab_size;
  521. __le32 data_size;
  522. tab_desc = qlcnic_get_table_desc(unirom, QLCNIC_UNI_DIR_SECT_BOOTLD);
  523. if (!tab_desc)
  524. return -EINVAL;
  525. tab_size = cpu_to_le32(tab_desc->findex) +
  526. (cpu_to_le32(tab_desc->entry_size * (idx + 1)));
  527. if (adapter->fw->size < tab_size)
  528. return -EINVAL;
  529. offs = cpu_to_le32(tab_desc->findex) +
  530. (cpu_to_le32(tab_desc->entry_size) * (idx));
  531. descr = (struct uni_data_desc *)&unirom[offs];
  532. data_size = descr->findex + cpu_to_le32(descr->size);
  533. if (adapter->fw->size < data_size)
  534. return -EINVAL;
  535. return 0;
  536. }
  537. static int
  538. qlcnic_validate_fw(struct qlcnic_adapter *adapter)
  539. {
  540. struct uni_table_desc *tab_desc;
  541. struct uni_data_desc *descr;
  542. const u8 *unirom = adapter->fw->data;
  543. int idx = cpu_to_le32(*((int *)&unirom[adapter->file_prd_off] +
  544. QLCNIC_UNI_FIRMWARE_IDX_OFF));
  545. __le32 offs;
  546. __le32 tab_size;
  547. __le32 data_size;
  548. tab_desc = qlcnic_get_table_desc(unirom, QLCNIC_UNI_DIR_SECT_FW);
  549. if (!tab_desc)
  550. return -EINVAL;
  551. tab_size = cpu_to_le32(tab_desc->findex) +
  552. (cpu_to_le32(tab_desc->entry_size * (idx + 1)));
  553. if (adapter->fw->size < tab_size)
  554. return -EINVAL;
  555. offs = cpu_to_le32(tab_desc->findex) +
  556. (cpu_to_le32(tab_desc->entry_size) * (idx));
  557. descr = (struct uni_data_desc *)&unirom[offs];
  558. data_size = descr->findex + cpu_to_le32(descr->size);
  559. if (adapter->fw->size < data_size)
  560. return -EINVAL;
  561. return 0;
  562. }
  563. static int
  564. qlcnic_validate_product_offs(struct qlcnic_adapter *adapter)
  565. {
  566. struct uni_table_desc *ptab_descr;
  567. const u8 *unirom = adapter->fw->data;
  568. int mn_present = qlcnic_has_mn(adapter);
  569. __le32 entries;
  570. __le32 entry_size;
  571. __le32 tab_size;
  572. u32 i;
  573. ptab_descr = qlcnic_get_table_desc(unirom,
  574. QLCNIC_UNI_DIR_SECT_PRODUCT_TBL);
  575. if (!ptab_descr)
  576. return -EINVAL;
  577. entries = cpu_to_le32(ptab_descr->num_entries);
  578. entry_size = cpu_to_le32(ptab_descr->entry_size);
  579. tab_size = cpu_to_le32(ptab_descr->findex) + (entries * entry_size);
  580. if (adapter->fw->size < tab_size)
  581. return -EINVAL;
  582. nomn:
  583. for (i = 0; i < entries; i++) {
  584. __le32 flags, file_chiprev, offs;
  585. u8 chiprev = adapter->ahw.revision_id;
  586. u32 flagbit;
  587. offs = cpu_to_le32(ptab_descr->findex) +
  588. (i * cpu_to_le32(ptab_descr->entry_size));
  589. flags = cpu_to_le32(*((int *)&unirom[offs] +
  590. QLCNIC_UNI_FLAGS_OFF));
  591. file_chiprev = cpu_to_le32(*((int *)&unirom[offs] +
  592. QLCNIC_UNI_CHIP_REV_OFF));
  593. flagbit = mn_present ? 1 : 2;
  594. if ((chiprev == file_chiprev) &&
  595. ((1ULL << flagbit) & flags)) {
  596. adapter->file_prd_off = offs;
  597. return 0;
  598. }
  599. }
  600. if (mn_present) {
  601. mn_present = 0;
  602. goto nomn;
  603. }
  604. return -EINVAL;
  605. }
  606. static int
  607. qlcnic_validate_unified_romimage(struct qlcnic_adapter *adapter)
  608. {
  609. if (qlcnic_validate_header(adapter)) {
  610. dev_err(&adapter->pdev->dev,
  611. "unified image: header validation failed\n");
  612. return -EINVAL;
  613. }
  614. if (qlcnic_validate_product_offs(adapter)) {
  615. dev_err(&adapter->pdev->dev,
  616. "unified image: product validation failed\n");
  617. return -EINVAL;
  618. }
  619. if (qlcnic_validate_bootld(adapter)) {
  620. dev_err(&adapter->pdev->dev,
  621. "unified image: bootld validation failed\n");
  622. return -EINVAL;
  623. }
  624. if (qlcnic_validate_fw(adapter)) {
  625. dev_err(&adapter->pdev->dev,
  626. "unified image: firmware validation failed\n");
  627. return -EINVAL;
  628. }
  629. return 0;
  630. }
  631. static
  632. struct uni_data_desc *qlcnic_get_data_desc(struct qlcnic_adapter *adapter,
  633. u32 section, u32 idx_offset)
  634. {
  635. const u8 *unirom = adapter->fw->data;
  636. int idx = cpu_to_le32(*((int *)&unirom[adapter->file_prd_off] +
  637. idx_offset));
  638. struct uni_table_desc *tab_desc;
  639. __le32 offs;
  640. tab_desc = qlcnic_get_table_desc(unirom, section);
  641. if (tab_desc == NULL)
  642. return NULL;
  643. offs = cpu_to_le32(tab_desc->findex) +
  644. (cpu_to_le32(tab_desc->entry_size) * idx);
  645. return (struct uni_data_desc *)&unirom[offs];
  646. }
  647. static u8 *
  648. qlcnic_get_bootld_offs(struct qlcnic_adapter *adapter)
  649. {
  650. u32 offs = QLCNIC_BOOTLD_START;
  651. if (adapter->fw_type == QLCNIC_UNIFIED_ROMIMAGE)
  652. offs = cpu_to_le32((qlcnic_get_data_desc(adapter,
  653. QLCNIC_UNI_DIR_SECT_BOOTLD,
  654. QLCNIC_UNI_BOOTLD_IDX_OFF))->findex);
  655. return (u8 *)&adapter->fw->data[offs];
  656. }
  657. static u8 *
  658. qlcnic_get_fw_offs(struct qlcnic_adapter *adapter)
  659. {
  660. u32 offs = QLCNIC_IMAGE_START;
  661. if (adapter->fw_type == QLCNIC_UNIFIED_ROMIMAGE)
  662. offs = cpu_to_le32((qlcnic_get_data_desc(adapter,
  663. QLCNIC_UNI_DIR_SECT_FW,
  664. QLCNIC_UNI_FIRMWARE_IDX_OFF))->findex);
  665. return (u8 *)&adapter->fw->data[offs];
  666. }
  667. static __le32
  668. qlcnic_get_fw_size(struct qlcnic_adapter *adapter)
  669. {
  670. if (adapter->fw_type == QLCNIC_UNIFIED_ROMIMAGE)
  671. return cpu_to_le32((qlcnic_get_data_desc(adapter,
  672. QLCNIC_UNI_DIR_SECT_FW,
  673. QLCNIC_UNI_FIRMWARE_IDX_OFF))->size);
  674. else
  675. return cpu_to_le32(
  676. *(u32 *)&adapter->fw->data[QLCNIC_FW_SIZE_OFFSET]);
  677. }
  678. static __le32
  679. qlcnic_get_fw_version(struct qlcnic_adapter *adapter)
  680. {
  681. struct uni_data_desc *fw_data_desc;
  682. const struct firmware *fw = adapter->fw;
  683. __le32 major, minor, sub;
  684. const u8 *ver_str;
  685. int i, ret;
  686. if (adapter->fw_type != QLCNIC_UNIFIED_ROMIMAGE)
  687. return cpu_to_le32(*(u32 *)&fw->data[QLCNIC_FW_VERSION_OFFSET]);
  688. fw_data_desc = qlcnic_get_data_desc(adapter, QLCNIC_UNI_DIR_SECT_FW,
  689. QLCNIC_UNI_FIRMWARE_IDX_OFF);
  690. ver_str = fw->data + cpu_to_le32(fw_data_desc->findex) +
  691. cpu_to_le32(fw_data_desc->size) - 17;
  692. for (i = 0; i < 12; i++) {
  693. if (!strncmp(&ver_str[i], "REV=", 4)) {
  694. ret = sscanf(&ver_str[i+4], "%u.%u.%u ",
  695. &major, &minor, &sub);
  696. if (ret != 3)
  697. return 0;
  698. else
  699. return major + (minor << 8) + (sub << 16);
  700. }
  701. }
  702. return 0;
  703. }
  704. static __le32
  705. qlcnic_get_bios_version(struct qlcnic_adapter *adapter)
  706. {
  707. const struct firmware *fw = adapter->fw;
  708. __le32 bios_ver, prd_off = adapter->file_prd_off;
  709. if (adapter->fw_type != QLCNIC_UNIFIED_ROMIMAGE)
  710. return cpu_to_le32(
  711. *(u32 *)&fw->data[QLCNIC_BIOS_VERSION_OFFSET]);
  712. bios_ver = cpu_to_le32(*((u32 *) (&fw->data[prd_off])
  713. + QLCNIC_UNI_BIOS_VERSION_OFF));
  714. return (bios_ver << 16) + ((bios_ver >> 8) & 0xff00) + (bios_ver >> 24);
  715. }
  716. int
  717. qlcnic_need_fw_reset(struct qlcnic_adapter *adapter)
  718. {
  719. u32 count, old_count;
  720. u32 val, version, major, minor, build;
  721. int i, timeout;
  722. if (adapter->need_fw_reset)
  723. return 1;
  724. /* last attempt had failed */
  725. if (QLCRD32(adapter, CRB_CMDPEG_STATE) == PHAN_INITIALIZE_FAILED)
  726. return 1;
  727. old_count = QLCRD32(adapter, QLCNIC_PEG_ALIVE_COUNTER);
  728. for (i = 0; i < 10; i++) {
  729. timeout = msleep_interruptible(200);
  730. if (timeout) {
  731. QLCWR32(adapter, CRB_CMDPEG_STATE,
  732. PHAN_INITIALIZE_FAILED);
  733. return -EINTR;
  734. }
  735. count = QLCRD32(adapter, QLCNIC_PEG_ALIVE_COUNTER);
  736. if (count != old_count)
  737. break;
  738. }
  739. /* firmware is dead */
  740. if (count == old_count)
  741. return 1;
  742. /* check if we have got newer or different file firmware */
  743. if (adapter->fw) {
  744. val = qlcnic_get_fw_version(adapter);
  745. version = QLCNIC_DECODE_VERSION(val);
  746. major = QLCRD32(adapter, QLCNIC_FW_VERSION_MAJOR);
  747. minor = QLCRD32(adapter, QLCNIC_FW_VERSION_MINOR);
  748. build = QLCRD32(adapter, QLCNIC_FW_VERSION_SUB);
  749. if (version > QLCNIC_VERSION_CODE(major, minor, build))
  750. return 1;
  751. }
  752. return 0;
  753. }
  754. static const char *fw_name[] = {
  755. QLCNIC_UNIFIED_ROMIMAGE_NAME,
  756. QLCNIC_FLASH_ROMIMAGE_NAME,
  757. };
  758. int
  759. qlcnic_load_firmware(struct qlcnic_adapter *adapter)
  760. {
  761. u64 *ptr64;
  762. u32 i, flashaddr, size;
  763. const struct firmware *fw = adapter->fw;
  764. struct pci_dev *pdev = adapter->pdev;
  765. dev_info(&pdev->dev, "loading firmware from %s\n",
  766. fw_name[adapter->fw_type]);
  767. if (fw) {
  768. __le64 data;
  769. size = (QLCNIC_IMAGE_START - QLCNIC_BOOTLD_START) / 8;
  770. ptr64 = (u64 *)qlcnic_get_bootld_offs(adapter);
  771. flashaddr = QLCNIC_BOOTLD_START;
  772. for (i = 0; i < size; i++) {
  773. data = cpu_to_le64(ptr64[i]);
  774. if (qlcnic_pci_mem_write_2M(adapter, flashaddr, data))
  775. return -EIO;
  776. flashaddr += 8;
  777. }
  778. size = (__force u32)qlcnic_get_fw_size(adapter) / 8;
  779. ptr64 = (u64 *)qlcnic_get_fw_offs(adapter);
  780. flashaddr = QLCNIC_IMAGE_START;
  781. for (i = 0; i < size; i++) {
  782. data = cpu_to_le64(ptr64[i]);
  783. if (qlcnic_pci_mem_write_2M(adapter,
  784. flashaddr, data))
  785. return -EIO;
  786. flashaddr += 8;
  787. }
  788. } else {
  789. u64 data;
  790. u32 hi, lo;
  791. size = (QLCNIC_IMAGE_START - QLCNIC_BOOTLD_START) / 8;
  792. flashaddr = QLCNIC_BOOTLD_START;
  793. for (i = 0; i < size; i++) {
  794. if (qlcnic_rom_fast_read(adapter,
  795. flashaddr, (int *)&lo) != 0)
  796. return -EIO;
  797. if (qlcnic_rom_fast_read(adapter,
  798. flashaddr + 4, (int *)&hi) != 0)
  799. return -EIO;
  800. data = (((u64)hi << 32) | lo);
  801. if (qlcnic_pci_mem_write_2M(adapter,
  802. flashaddr, data))
  803. return -EIO;
  804. flashaddr += 8;
  805. }
  806. }
  807. msleep(1);
  808. QLCWR32(adapter, QLCNIC_CRB_PEG_NET_0 + 0x18, 0x1020);
  809. QLCWR32(adapter, QLCNIC_ROMUSB_GLB_SW_RESET, 0x80001e);
  810. return 0;
  811. }
  812. static int
  813. qlcnic_validate_firmware(struct qlcnic_adapter *adapter)
  814. {
  815. __le32 val;
  816. u32 ver, min_ver, bios, min_size;
  817. struct pci_dev *pdev = adapter->pdev;
  818. const struct firmware *fw = adapter->fw;
  819. u8 fw_type = adapter->fw_type;
  820. if (fw_type == QLCNIC_UNIFIED_ROMIMAGE) {
  821. if (qlcnic_validate_unified_romimage(adapter))
  822. return -EINVAL;
  823. min_size = QLCNIC_UNI_FW_MIN_SIZE;
  824. } else {
  825. val = cpu_to_le32(*(u32 *)&fw->data[QLCNIC_FW_MAGIC_OFFSET]);
  826. if ((__force u32)val != QLCNIC_BDINFO_MAGIC)
  827. return -EINVAL;
  828. min_size = QLCNIC_FW_MIN_SIZE;
  829. }
  830. if (fw->size < min_size)
  831. return -EINVAL;
  832. val = qlcnic_get_fw_version(adapter);
  833. min_ver = QLCNIC_VERSION_CODE(4, 0, 216);
  834. ver = QLCNIC_DECODE_VERSION(val);
  835. if ((_major(ver) > _QLCNIC_LINUX_MAJOR) || (ver < min_ver)) {
  836. dev_err(&pdev->dev,
  837. "%s: firmware version %d.%d.%d unsupported\n",
  838. fw_name[fw_type], _major(ver), _minor(ver), _build(ver));
  839. return -EINVAL;
  840. }
  841. val = qlcnic_get_bios_version(adapter);
  842. qlcnic_rom_fast_read(adapter, QLCNIC_BIOS_VERSION_OFFSET, (int *)&bios);
  843. if ((__force u32)val != bios) {
  844. dev_err(&pdev->dev, "%s: firmware bios is incompatible\n",
  845. fw_name[fw_type]);
  846. return -EINVAL;
  847. }
  848. /* check if flashed firmware is newer */
  849. if (qlcnic_rom_fast_read(adapter,
  850. QLCNIC_FW_VERSION_OFFSET, (int *)&val))
  851. return -EIO;
  852. val = QLCNIC_DECODE_VERSION(val);
  853. if (val > ver) {
  854. dev_info(&pdev->dev, "%s: firmware is older than flash\n",
  855. fw_name[fw_type]);
  856. return -EINVAL;
  857. }
  858. QLCWR32(adapter, QLCNIC_CAM_RAM(0x1fc), QLCNIC_BDINFO_MAGIC);
  859. return 0;
  860. }
  861. static void
  862. qlcnic_get_next_fwtype(struct qlcnic_adapter *adapter)
  863. {
  864. u8 fw_type;
  865. switch (adapter->fw_type) {
  866. case QLCNIC_UNKNOWN_ROMIMAGE:
  867. fw_type = QLCNIC_UNIFIED_ROMIMAGE;
  868. break;
  869. case QLCNIC_UNIFIED_ROMIMAGE:
  870. default:
  871. fw_type = QLCNIC_FLASH_ROMIMAGE;
  872. break;
  873. }
  874. adapter->fw_type = fw_type;
  875. }
  876. void qlcnic_request_firmware(struct qlcnic_adapter *adapter)
  877. {
  878. struct pci_dev *pdev = adapter->pdev;
  879. int rc;
  880. adapter->fw_type = QLCNIC_UNKNOWN_ROMIMAGE;
  881. next:
  882. qlcnic_get_next_fwtype(adapter);
  883. if (adapter->fw_type == QLCNIC_FLASH_ROMIMAGE) {
  884. adapter->fw = NULL;
  885. } else {
  886. rc = request_firmware(&adapter->fw,
  887. fw_name[adapter->fw_type], &pdev->dev);
  888. if (rc != 0)
  889. goto next;
  890. rc = qlcnic_validate_firmware(adapter);
  891. if (rc != 0) {
  892. release_firmware(adapter->fw);
  893. msleep(1);
  894. goto next;
  895. }
  896. }
  897. }
  898. void
  899. qlcnic_release_firmware(struct qlcnic_adapter *adapter)
  900. {
  901. if (adapter->fw)
  902. release_firmware(adapter->fw);
  903. adapter->fw = NULL;
  904. }
  905. int qlcnic_phantom_init(struct qlcnic_adapter *adapter)
  906. {
  907. u32 val;
  908. int retries = 60;
  909. do {
  910. val = QLCRD32(adapter, CRB_CMDPEG_STATE);
  911. switch (val) {
  912. case PHAN_INITIALIZE_COMPLETE:
  913. case PHAN_INITIALIZE_ACK:
  914. return 0;
  915. case PHAN_INITIALIZE_FAILED:
  916. goto out_err;
  917. default:
  918. break;
  919. }
  920. msleep(500);
  921. } while (--retries);
  922. QLCWR32(adapter, CRB_CMDPEG_STATE, PHAN_INITIALIZE_FAILED);
  923. out_err:
  924. dev_err(&adapter->pdev->dev, "firmware init failed\n");
  925. return -EIO;
  926. }
  927. static int
  928. qlcnic_receive_peg_ready(struct qlcnic_adapter *adapter)
  929. {
  930. u32 val;
  931. int retries = 2000;
  932. do {
  933. val = QLCRD32(adapter, CRB_RCVPEG_STATE);
  934. if (val == PHAN_PEG_RCV_INITIALIZED)
  935. return 0;
  936. msleep(10);
  937. } while (--retries);
  938. if (!retries) {
  939. dev_err(&adapter->pdev->dev, "Receive Peg initialization not "
  940. "complete, state: 0x%x.\n", val);
  941. return -EIO;
  942. }
  943. return 0;
  944. }
  945. int qlcnic_init_firmware(struct qlcnic_adapter *adapter)
  946. {
  947. int err;
  948. err = qlcnic_receive_peg_ready(adapter);
  949. if (err)
  950. return err;
  951. QLCWR32(adapter, CRB_NIC_CAPABILITIES_HOST, INTR_SCHEME_PERPORT);
  952. QLCWR32(adapter, CRB_NIC_MSI_MODE_HOST, MSI_MODE_MULTIFUNC);
  953. QLCWR32(adapter, CRB_MPORT_MODE, MPORT_MULTI_FUNCTION_MODE);
  954. QLCWR32(adapter, CRB_CMDPEG_STATE, PHAN_INITIALIZE_ACK);
  955. return err;
  956. }
  957. static void
  958. qlcnic_handle_linkevent(struct qlcnic_adapter *adapter,
  959. struct qlcnic_fw_msg *msg)
  960. {
  961. u32 cable_OUI;
  962. u16 cable_len;
  963. u16 link_speed;
  964. u8 link_status, module, duplex, autoneg;
  965. struct net_device *netdev = adapter->netdev;
  966. adapter->has_link_events = 1;
  967. cable_OUI = msg->body[1] & 0xffffffff;
  968. cable_len = (msg->body[1] >> 32) & 0xffff;
  969. link_speed = (msg->body[1] >> 48) & 0xffff;
  970. link_status = msg->body[2] & 0xff;
  971. duplex = (msg->body[2] >> 16) & 0xff;
  972. autoneg = (msg->body[2] >> 24) & 0xff;
  973. module = (msg->body[2] >> 8) & 0xff;
  974. if (module == LINKEVENT_MODULE_TWINAX_UNSUPPORTED_CABLE)
  975. dev_info(&netdev->dev, "unsupported cable: OUI 0x%x, "
  976. "length %d\n", cable_OUI, cable_len);
  977. else if (module == LINKEVENT_MODULE_TWINAX_UNSUPPORTED_CABLELEN)
  978. dev_info(&netdev->dev, "unsupported cable length %d\n",
  979. cable_len);
  980. qlcnic_advert_link_change(adapter, link_status);
  981. if (duplex == LINKEVENT_FULL_DUPLEX)
  982. adapter->link_duplex = DUPLEX_FULL;
  983. else
  984. adapter->link_duplex = DUPLEX_HALF;
  985. adapter->module_type = module;
  986. adapter->link_autoneg = autoneg;
  987. adapter->link_speed = link_speed;
  988. }
  989. static void
  990. qlcnic_handle_fw_message(int desc_cnt, int index,
  991. struct qlcnic_host_sds_ring *sds_ring)
  992. {
  993. struct qlcnic_fw_msg msg;
  994. struct status_desc *desc;
  995. int i = 0, opcode;
  996. while (desc_cnt > 0 && i < 8) {
  997. desc = &sds_ring->desc_head[index];
  998. msg.words[i++] = le64_to_cpu(desc->status_desc_data[0]);
  999. msg.words[i++] = le64_to_cpu(desc->status_desc_data[1]);
  1000. index = get_next_index(index, sds_ring->num_desc);
  1001. desc_cnt--;
  1002. }
  1003. opcode = qlcnic_get_nic_msg_opcode(msg.body[0]);
  1004. switch (opcode) {
  1005. case QLCNIC_C2H_OPCODE_GET_LINKEVENT_RESPONSE:
  1006. qlcnic_handle_linkevent(sds_ring->adapter, &msg);
  1007. break;
  1008. default:
  1009. break;
  1010. }
  1011. }
  1012. static int
  1013. qlcnic_alloc_rx_skb(struct qlcnic_adapter *adapter,
  1014. struct qlcnic_host_rds_ring *rds_ring,
  1015. struct qlcnic_rx_buffer *buffer)
  1016. {
  1017. struct sk_buff *skb;
  1018. dma_addr_t dma;
  1019. struct pci_dev *pdev = adapter->pdev;
  1020. buffer->skb = dev_alloc_skb(rds_ring->skb_size);
  1021. if (!buffer->skb) {
  1022. adapter->stats.skb_alloc_failure++;
  1023. return -ENOMEM;
  1024. }
  1025. skb = buffer->skb;
  1026. if (!adapter->ahw.cut_through)
  1027. skb_reserve(skb, 2);
  1028. dma = pci_map_single(pdev, skb->data,
  1029. rds_ring->dma_size, PCI_DMA_FROMDEVICE);
  1030. if (pci_dma_mapping_error(pdev, dma)) {
  1031. dev_kfree_skb_any(skb);
  1032. buffer->skb = NULL;
  1033. return -ENOMEM;
  1034. }
  1035. buffer->skb = skb;
  1036. buffer->dma = dma;
  1037. buffer->state = QLCNIC_BUFFER_BUSY;
  1038. return 0;
  1039. }
  1040. static struct sk_buff *qlcnic_process_rxbuf(struct qlcnic_adapter *adapter,
  1041. struct qlcnic_host_rds_ring *rds_ring, u16 index, u16 cksum)
  1042. {
  1043. struct qlcnic_rx_buffer *buffer;
  1044. struct sk_buff *skb;
  1045. buffer = &rds_ring->rx_buf_arr[index];
  1046. pci_unmap_single(adapter->pdev, buffer->dma, rds_ring->dma_size,
  1047. PCI_DMA_FROMDEVICE);
  1048. skb = buffer->skb;
  1049. if (!skb)
  1050. goto no_skb;
  1051. if (likely(adapter->rx_csum && cksum == STATUS_CKSUM_OK)) {
  1052. adapter->stats.csummed++;
  1053. skb->ip_summed = CHECKSUM_UNNECESSARY;
  1054. } else {
  1055. skb->ip_summed = CHECKSUM_NONE;
  1056. }
  1057. skb->dev = adapter->netdev;
  1058. buffer->skb = NULL;
  1059. no_skb:
  1060. buffer->state = QLCNIC_BUFFER_FREE;
  1061. return skb;
  1062. }
  1063. static struct qlcnic_rx_buffer *
  1064. qlcnic_process_rcv(struct qlcnic_adapter *adapter,
  1065. struct qlcnic_host_sds_ring *sds_ring,
  1066. int ring, u64 sts_data0)
  1067. {
  1068. struct net_device *netdev = adapter->netdev;
  1069. struct qlcnic_recv_context *recv_ctx = &adapter->recv_ctx;
  1070. struct qlcnic_rx_buffer *buffer;
  1071. struct sk_buff *skb;
  1072. struct qlcnic_host_rds_ring *rds_ring;
  1073. int index, length, cksum, pkt_offset;
  1074. if (unlikely(ring >= adapter->max_rds_rings))
  1075. return NULL;
  1076. rds_ring = &recv_ctx->rds_rings[ring];
  1077. index = qlcnic_get_sts_refhandle(sts_data0);
  1078. if (unlikely(index >= rds_ring->num_desc))
  1079. return NULL;
  1080. buffer = &rds_ring->rx_buf_arr[index];
  1081. length = qlcnic_get_sts_totallength(sts_data0);
  1082. cksum = qlcnic_get_sts_status(sts_data0);
  1083. pkt_offset = qlcnic_get_sts_pkt_offset(sts_data0);
  1084. skb = qlcnic_process_rxbuf(adapter, rds_ring, index, cksum);
  1085. if (!skb)
  1086. return buffer;
  1087. if (length > rds_ring->skb_size)
  1088. skb_put(skb, rds_ring->skb_size);
  1089. else
  1090. skb_put(skb, length);
  1091. if (pkt_offset)
  1092. skb_pull(skb, pkt_offset);
  1093. skb->truesize = skb->len + sizeof(struct sk_buff);
  1094. skb->protocol = eth_type_trans(skb, netdev);
  1095. napi_gro_receive(&sds_ring->napi, skb);
  1096. adapter->stats.rx_pkts++;
  1097. adapter->stats.rxbytes += length;
  1098. return buffer;
  1099. }
  1100. #define QLC_TCP_HDR_SIZE 20
  1101. #define QLC_TCP_TS_OPTION_SIZE 12
  1102. #define QLC_TCP_TS_HDR_SIZE (QLC_TCP_HDR_SIZE + QLC_TCP_TS_OPTION_SIZE)
  1103. static struct qlcnic_rx_buffer *
  1104. qlcnic_process_lro(struct qlcnic_adapter *adapter,
  1105. struct qlcnic_host_sds_ring *sds_ring,
  1106. int ring, u64 sts_data0, u64 sts_data1)
  1107. {
  1108. struct net_device *netdev = adapter->netdev;
  1109. struct qlcnic_recv_context *recv_ctx = &adapter->recv_ctx;
  1110. struct qlcnic_rx_buffer *buffer;
  1111. struct sk_buff *skb;
  1112. struct qlcnic_host_rds_ring *rds_ring;
  1113. struct iphdr *iph;
  1114. struct tcphdr *th;
  1115. bool push, timestamp;
  1116. int l2_hdr_offset, l4_hdr_offset;
  1117. int index;
  1118. u16 lro_length, length, data_offset;
  1119. u32 seq_number;
  1120. if (unlikely(ring > adapter->max_rds_rings))
  1121. return NULL;
  1122. rds_ring = &recv_ctx->rds_rings[ring];
  1123. index = qlcnic_get_lro_sts_refhandle(sts_data0);
  1124. if (unlikely(index > rds_ring->num_desc))
  1125. return NULL;
  1126. buffer = &rds_ring->rx_buf_arr[index];
  1127. timestamp = qlcnic_get_lro_sts_timestamp(sts_data0);
  1128. lro_length = qlcnic_get_lro_sts_length(sts_data0);
  1129. l2_hdr_offset = qlcnic_get_lro_sts_l2_hdr_offset(sts_data0);
  1130. l4_hdr_offset = qlcnic_get_lro_sts_l4_hdr_offset(sts_data0);
  1131. push = qlcnic_get_lro_sts_push_flag(sts_data0);
  1132. seq_number = qlcnic_get_lro_sts_seq_number(sts_data1);
  1133. skb = qlcnic_process_rxbuf(adapter, rds_ring, index, STATUS_CKSUM_OK);
  1134. if (!skb)
  1135. return buffer;
  1136. if (timestamp)
  1137. data_offset = l4_hdr_offset + QLC_TCP_TS_HDR_SIZE;
  1138. else
  1139. data_offset = l4_hdr_offset + QLC_TCP_HDR_SIZE;
  1140. skb_put(skb, lro_length + data_offset);
  1141. skb->truesize = skb->len + sizeof(struct sk_buff) + skb_headroom(skb);
  1142. skb_pull(skb, l2_hdr_offset);
  1143. skb->protocol = eth_type_trans(skb, netdev);
  1144. iph = (struct iphdr *)skb->data;
  1145. th = (struct tcphdr *)(skb->data + (iph->ihl << 2));
  1146. length = (iph->ihl << 2) + (th->doff << 2) + lro_length;
  1147. iph->tot_len = htons(length);
  1148. iph->check = 0;
  1149. iph->check = ip_fast_csum((unsigned char *)iph, iph->ihl);
  1150. th->psh = push;
  1151. th->seq = htonl(seq_number);
  1152. length = skb->len;
  1153. netif_receive_skb(skb);
  1154. adapter->stats.lro_pkts++;
  1155. adapter->stats.lrobytes += length;
  1156. return buffer;
  1157. }
  1158. int
  1159. qlcnic_process_rcv_ring(struct qlcnic_host_sds_ring *sds_ring, int max)
  1160. {
  1161. struct qlcnic_adapter *adapter = sds_ring->adapter;
  1162. struct list_head *cur;
  1163. struct status_desc *desc;
  1164. struct qlcnic_rx_buffer *rxbuf;
  1165. u64 sts_data0, sts_data1;
  1166. int count = 0;
  1167. int opcode, ring, desc_cnt;
  1168. u32 consumer = sds_ring->consumer;
  1169. while (count < max) {
  1170. desc = &sds_ring->desc_head[consumer];
  1171. sts_data0 = le64_to_cpu(desc->status_desc_data[0]);
  1172. if (!(sts_data0 & STATUS_OWNER_HOST))
  1173. break;
  1174. desc_cnt = qlcnic_get_sts_desc_cnt(sts_data0);
  1175. opcode = qlcnic_get_sts_opcode(sts_data0);
  1176. switch (opcode) {
  1177. case QLCNIC_RXPKT_DESC:
  1178. case QLCNIC_OLD_RXPKT_DESC:
  1179. case QLCNIC_SYN_OFFLOAD:
  1180. ring = qlcnic_get_sts_type(sts_data0);
  1181. rxbuf = qlcnic_process_rcv(adapter, sds_ring,
  1182. ring, sts_data0);
  1183. break;
  1184. case QLCNIC_LRO_DESC:
  1185. ring = qlcnic_get_lro_sts_type(sts_data0);
  1186. sts_data1 = le64_to_cpu(desc->status_desc_data[1]);
  1187. rxbuf = qlcnic_process_lro(adapter, sds_ring,
  1188. ring, sts_data0, sts_data1);
  1189. break;
  1190. case QLCNIC_RESPONSE_DESC:
  1191. qlcnic_handle_fw_message(desc_cnt, consumer, sds_ring);
  1192. default:
  1193. goto skip;
  1194. }
  1195. WARN_ON(desc_cnt > 1);
  1196. if (rxbuf)
  1197. list_add_tail(&rxbuf->list, &sds_ring->free_list[ring]);
  1198. skip:
  1199. for (; desc_cnt > 0; desc_cnt--) {
  1200. desc = &sds_ring->desc_head[consumer];
  1201. desc->status_desc_data[0] =
  1202. cpu_to_le64(STATUS_OWNER_PHANTOM);
  1203. consumer = get_next_index(consumer, sds_ring->num_desc);
  1204. }
  1205. count++;
  1206. }
  1207. for (ring = 0; ring < adapter->max_rds_rings; ring++) {
  1208. struct qlcnic_host_rds_ring *rds_ring =
  1209. &adapter->recv_ctx.rds_rings[ring];
  1210. if (!list_empty(&sds_ring->free_list[ring])) {
  1211. list_for_each(cur, &sds_ring->free_list[ring]) {
  1212. rxbuf = list_entry(cur,
  1213. struct qlcnic_rx_buffer, list);
  1214. qlcnic_alloc_rx_skb(adapter, rds_ring, rxbuf);
  1215. }
  1216. spin_lock(&rds_ring->lock);
  1217. list_splice_tail_init(&sds_ring->free_list[ring],
  1218. &rds_ring->free_list);
  1219. spin_unlock(&rds_ring->lock);
  1220. }
  1221. qlcnic_post_rx_buffers_nodb(adapter, rds_ring);
  1222. }
  1223. if (count) {
  1224. sds_ring->consumer = consumer;
  1225. writel(consumer, sds_ring->crb_sts_consumer);
  1226. }
  1227. return count;
  1228. }
  1229. void
  1230. qlcnic_post_rx_buffers(struct qlcnic_adapter *adapter, u32 ringid,
  1231. struct qlcnic_host_rds_ring *rds_ring)
  1232. {
  1233. struct rcv_desc *pdesc;
  1234. struct qlcnic_rx_buffer *buffer;
  1235. int producer, count = 0;
  1236. struct list_head *head;
  1237. producer = rds_ring->producer;
  1238. spin_lock(&rds_ring->lock);
  1239. head = &rds_ring->free_list;
  1240. while (!list_empty(head)) {
  1241. buffer = list_entry(head->next, struct qlcnic_rx_buffer, list);
  1242. if (!buffer->skb) {
  1243. if (qlcnic_alloc_rx_skb(adapter, rds_ring, buffer))
  1244. break;
  1245. }
  1246. count++;
  1247. list_del(&buffer->list);
  1248. /* make a rcv descriptor */
  1249. pdesc = &rds_ring->desc_head[producer];
  1250. pdesc->addr_buffer = cpu_to_le64(buffer->dma);
  1251. pdesc->reference_handle = cpu_to_le16(buffer->ref_handle);
  1252. pdesc->buffer_length = cpu_to_le32(rds_ring->dma_size);
  1253. producer = get_next_index(producer, rds_ring->num_desc);
  1254. }
  1255. spin_unlock(&rds_ring->lock);
  1256. if (count) {
  1257. rds_ring->producer = producer;
  1258. writel((producer-1) & (rds_ring->num_desc-1),
  1259. rds_ring->crb_rcv_producer);
  1260. }
  1261. }
  1262. static void
  1263. qlcnic_post_rx_buffers_nodb(struct qlcnic_adapter *adapter,
  1264. struct qlcnic_host_rds_ring *rds_ring)
  1265. {
  1266. struct rcv_desc *pdesc;
  1267. struct qlcnic_rx_buffer *buffer;
  1268. int producer, count = 0;
  1269. struct list_head *head;
  1270. producer = rds_ring->producer;
  1271. if (!spin_trylock(&rds_ring->lock))
  1272. return;
  1273. head = &rds_ring->free_list;
  1274. while (!list_empty(head)) {
  1275. buffer = list_entry(head->next, struct qlcnic_rx_buffer, list);
  1276. if (!buffer->skb) {
  1277. if (qlcnic_alloc_rx_skb(adapter, rds_ring, buffer))
  1278. break;
  1279. }
  1280. count++;
  1281. list_del(&buffer->list);
  1282. /* make a rcv descriptor */
  1283. pdesc = &rds_ring->desc_head[producer];
  1284. pdesc->reference_handle = cpu_to_le16(buffer->ref_handle);
  1285. pdesc->buffer_length = cpu_to_le32(rds_ring->dma_size);
  1286. pdesc->addr_buffer = cpu_to_le64(buffer->dma);
  1287. producer = get_next_index(producer, rds_ring->num_desc);
  1288. }
  1289. if (count) {
  1290. rds_ring->producer = producer;
  1291. writel((producer - 1) & (rds_ring->num_desc - 1),
  1292. rds_ring->crb_rcv_producer);
  1293. }
  1294. spin_unlock(&rds_ring->lock);
  1295. }
  1296. static struct qlcnic_rx_buffer *
  1297. qlcnic_process_rcv_diag(struct qlcnic_adapter *adapter,
  1298. struct qlcnic_host_sds_ring *sds_ring,
  1299. int ring, u64 sts_data0)
  1300. {
  1301. struct qlcnic_recv_context *recv_ctx = &adapter->recv_ctx;
  1302. struct qlcnic_rx_buffer *buffer;
  1303. struct sk_buff *skb;
  1304. struct qlcnic_host_rds_ring *rds_ring;
  1305. int index, length, cksum, pkt_offset;
  1306. if (unlikely(ring >= adapter->max_rds_rings))
  1307. return NULL;
  1308. rds_ring = &recv_ctx->rds_rings[ring];
  1309. index = qlcnic_get_sts_refhandle(sts_data0);
  1310. if (unlikely(index >= rds_ring->num_desc))
  1311. return NULL;
  1312. buffer = &rds_ring->rx_buf_arr[index];
  1313. length = qlcnic_get_sts_totallength(sts_data0);
  1314. cksum = qlcnic_get_sts_status(sts_data0);
  1315. pkt_offset = qlcnic_get_sts_pkt_offset(sts_data0);
  1316. skb = qlcnic_process_rxbuf(adapter, rds_ring, index, cksum);
  1317. if (!skb)
  1318. return buffer;
  1319. skb_put(skb, rds_ring->skb_size);
  1320. if (pkt_offset)
  1321. skb_pull(skb, pkt_offset);
  1322. skb->truesize = skb->len + sizeof(struct sk_buff);
  1323. if (!qlcnic_check_loopback_buff(skb->data))
  1324. adapter->diag_cnt++;
  1325. dev_kfree_skb_any(skb);
  1326. adapter->stats.rx_pkts++;
  1327. adapter->stats.rxbytes += length;
  1328. return buffer;
  1329. }
  1330. void
  1331. qlcnic_process_rcv_ring_diag(struct qlcnic_host_sds_ring *sds_ring)
  1332. {
  1333. struct qlcnic_adapter *adapter = sds_ring->adapter;
  1334. struct status_desc *desc;
  1335. struct qlcnic_rx_buffer *rxbuf;
  1336. u64 sts_data0;
  1337. int opcode, ring, desc_cnt;
  1338. u32 consumer = sds_ring->consumer;
  1339. desc = &sds_ring->desc_head[consumer];
  1340. sts_data0 = le64_to_cpu(desc->status_desc_data[0]);
  1341. if (!(sts_data0 & STATUS_OWNER_HOST))
  1342. return;
  1343. desc_cnt = qlcnic_get_sts_desc_cnt(sts_data0);
  1344. opcode = qlcnic_get_sts_opcode(sts_data0);
  1345. ring = qlcnic_get_sts_type(sts_data0);
  1346. rxbuf = qlcnic_process_rcv_diag(adapter, sds_ring,
  1347. ring, sts_data0);
  1348. desc->status_desc_data[0] = cpu_to_le64(STATUS_OWNER_PHANTOM);
  1349. consumer = get_next_index(consumer, sds_ring->num_desc);
  1350. sds_ring->consumer = consumer;
  1351. writel(consumer, sds_ring->crb_sts_consumer);
  1352. }