upd64031a.c 7.4 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270
  1. /*
  2. * upd64031A - NEC Electronics Ghost Reduction for NTSC in Japan
  3. *
  4. * 2003 by T.Adachi <tadachi@tadachi-net.com>
  5. * 2003 by Takeru KOMORIYA <komoriya@paken.org>
  6. * 2006 by Hans Verkuil <hverkuil@xs4all.nl>
  7. *
  8. * This program is free software; you can redistribute it and/or modify
  9. * it under the terms of the GNU General Public License as published by
  10. * the Free Software Foundation; either version 2 of the License, or
  11. * (at your option) any later version.
  12. *
  13. * This program is distributed in the hope that it will be useful,
  14. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  15. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  16. * GNU General Public License for more details.
  17. *
  18. * You should have received a copy of the GNU General Public License
  19. * along with this program; if not, write to the Free Software
  20. * Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.
  21. */
  22. #include <linux/module.h>
  23. #include <linux/kernel.h>
  24. #include <linux/i2c.h>
  25. #include <linux/videodev2.h>
  26. #include <linux/slab.h>
  27. #include <media/v4l2-device.h>
  28. #include <media/v4l2-chip-ident.h>
  29. #include <media/v4l2-i2c-drv.h>
  30. #include <media/upd64031a.h>
  31. /* --------------------- read registers functions define -------------------- */
  32. /* bit masks */
  33. #define GR_MODE_MASK 0xc0
  34. #define DIRECT_3DYCS_CONNECT_MASK 0xc0
  35. #define SYNC_CIRCUIT_MASK 0xa0
  36. /* -------------------------------------------------------------------------- */
  37. MODULE_DESCRIPTION("uPD64031A driver");
  38. MODULE_AUTHOR("T. Adachi, Takeru KOMORIYA, Hans Verkuil");
  39. MODULE_LICENSE("GPL");
  40. static int debug;
  41. module_param(debug, int, 0644);
  42. MODULE_PARM_DESC(debug, "Debug level (0-1)");
  43. enum {
  44. R00 = 0, R01, R02, R03, R04,
  45. R05, R06, R07, R08, R09,
  46. R0A, R0B, R0C, R0D, R0E, R0F,
  47. /* unused registers
  48. R10, R11, R12, R13, R14,
  49. R15, R16, R17,
  50. */
  51. TOT_REGS
  52. };
  53. struct upd64031a_state {
  54. struct v4l2_subdev sd;
  55. u8 regs[TOT_REGS];
  56. u8 gr_mode;
  57. u8 direct_3dycs_connect;
  58. u8 ext_comp_sync;
  59. u8 ext_vert_sync;
  60. };
  61. static inline struct upd64031a_state *to_state(struct v4l2_subdev *sd)
  62. {
  63. return container_of(sd, struct upd64031a_state, sd);
  64. }
  65. static u8 upd64031a_init[] = {
  66. 0x00, 0xb8, 0x48, 0xd2, 0xe6,
  67. 0x03, 0x10, 0x0b, 0xaf, 0x7f,
  68. 0x00, 0x00, 0x1d, 0x5e, 0x00,
  69. 0xd0
  70. };
  71. /* ------------------------------------------------------------------------ */
  72. static u8 upd64031a_read(struct v4l2_subdev *sd, u8 reg)
  73. {
  74. struct i2c_client *client = v4l2_get_subdevdata(sd);
  75. u8 buf[2];
  76. if (reg >= sizeof(buf))
  77. return 0xff;
  78. i2c_master_recv(client, buf, 2);
  79. return buf[reg];
  80. }
  81. /* ------------------------------------------------------------------------ */
  82. static void upd64031a_write(struct v4l2_subdev *sd, u8 reg, u8 val)
  83. {
  84. struct i2c_client *client = v4l2_get_subdevdata(sd);
  85. u8 buf[2];
  86. buf[0] = reg;
  87. buf[1] = val;
  88. v4l2_dbg(1, debug, sd, "write reg: %02X val: %02X\n", reg, val);
  89. if (i2c_master_send(client, buf, 2) != 2)
  90. v4l2_err(sd, "I/O error write 0x%02x/0x%02x\n", reg, val);
  91. }
  92. /* ------------------------------------------------------------------------ */
  93. /* The input changed due to new input or channel changed */
  94. static int upd64031a_s_frequency(struct v4l2_subdev *sd, struct v4l2_frequency *freq)
  95. {
  96. struct upd64031a_state *state = to_state(sd);
  97. u8 reg = state->regs[R00];
  98. v4l2_dbg(1, debug, sd, "changed input or channel\n");
  99. upd64031a_write(sd, R00, reg | 0x10);
  100. upd64031a_write(sd, R00, reg & ~0x10);
  101. return 0;
  102. }
  103. /* ------------------------------------------------------------------------ */
  104. static int upd64031a_s_routing(struct v4l2_subdev *sd,
  105. u32 input, u32 output, u32 config)
  106. {
  107. struct upd64031a_state *state = to_state(sd);
  108. u8 r00, r05, r08;
  109. state->gr_mode = (input & 3) << 6;
  110. state->direct_3dycs_connect = (input & 0xc) << 4;
  111. state->ext_comp_sync =
  112. (input & UPD64031A_COMPOSITE_EXTERNAL) << 1;
  113. state->ext_vert_sync =
  114. (input & UPD64031A_VERTICAL_EXTERNAL) << 2;
  115. r00 = (state->regs[R00] & ~GR_MODE_MASK) | state->gr_mode;
  116. r05 = (state->regs[R00] & ~SYNC_CIRCUIT_MASK) |
  117. state->ext_comp_sync | state->ext_vert_sync;
  118. r08 = (state->regs[R08] & ~DIRECT_3DYCS_CONNECT_MASK) |
  119. state->direct_3dycs_connect;
  120. upd64031a_write(sd, R00, r00);
  121. upd64031a_write(sd, R05, r05);
  122. upd64031a_write(sd, R08, r08);
  123. return upd64031a_s_frequency(sd, NULL);
  124. }
  125. static int upd64031a_g_chip_ident(struct v4l2_subdev *sd, struct v4l2_dbg_chip_ident *chip)
  126. {
  127. struct i2c_client *client = v4l2_get_subdevdata(sd);
  128. return v4l2_chip_ident_i2c_client(client, chip, V4L2_IDENT_UPD64031A, 0);
  129. }
  130. static int upd64031a_log_status(struct v4l2_subdev *sd)
  131. {
  132. v4l2_info(sd, "Status: SA00=0x%02x SA01=0x%02x\n",
  133. upd64031a_read(sd, 0), upd64031a_read(sd, 1));
  134. return 0;
  135. }
  136. #ifdef CONFIG_VIDEO_ADV_DEBUG
  137. static int upd64031a_g_register(struct v4l2_subdev *sd, struct v4l2_dbg_register *reg)
  138. {
  139. struct i2c_client *client = v4l2_get_subdevdata(sd);
  140. if (!v4l2_chip_match_i2c_client(client, &reg->match))
  141. return -EINVAL;
  142. if (!capable(CAP_SYS_ADMIN))
  143. return -EPERM;
  144. reg->val = upd64031a_read(sd, reg->reg & 0xff);
  145. reg->size = 1;
  146. return 0;
  147. }
  148. static int upd64031a_s_register(struct v4l2_subdev *sd, struct v4l2_dbg_register *reg)
  149. {
  150. struct i2c_client *client = v4l2_get_subdevdata(sd);
  151. if (!v4l2_chip_match_i2c_client(client, &reg->match))
  152. return -EINVAL;
  153. if (!capable(CAP_SYS_ADMIN))
  154. return -EPERM;
  155. upd64031a_write(sd, reg->reg & 0xff, reg->val & 0xff);
  156. return 0;
  157. }
  158. #endif
  159. /* ----------------------------------------------------------------------- */
  160. static const struct v4l2_subdev_core_ops upd64031a_core_ops = {
  161. .log_status = upd64031a_log_status,
  162. .g_chip_ident = upd64031a_g_chip_ident,
  163. #ifdef CONFIG_VIDEO_ADV_DEBUG
  164. .g_register = upd64031a_g_register,
  165. .s_register = upd64031a_s_register,
  166. #endif
  167. };
  168. static const struct v4l2_subdev_tuner_ops upd64031a_tuner_ops = {
  169. .s_frequency = upd64031a_s_frequency,
  170. };
  171. static const struct v4l2_subdev_video_ops upd64031a_video_ops = {
  172. .s_routing = upd64031a_s_routing,
  173. };
  174. static const struct v4l2_subdev_ops upd64031a_ops = {
  175. .core = &upd64031a_core_ops,
  176. .tuner = &upd64031a_tuner_ops,
  177. .video = &upd64031a_video_ops,
  178. };
  179. /* ------------------------------------------------------------------------ */
  180. /* i2c implementation */
  181. static int upd64031a_probe(struct i2c_client *client,
  182. const struct i2c_device_id *id)
  183. {
  184. struct upd64031a_state *state;
  185. struct v4l2_subdev *sd;
  186. int i;
  187. if (!i2c_check_functionality(client->adapter, I2C_FUNC_SMBUS_BYTE_DATA))
  188. return -EIO;
  189. v4l_info(client, "chip found @ 0x%x (%s)\n",
  190. client->addr << 1, client->adapter->name);
  191. state = kmalloc(sizeof(struct upd64031a_state), GFP_KERNEL);
  192. if (state == NULL)
  193. return -ENOMEM;
  194. sd = &state->sd;
  195. v4l2_i2c_subdev_init(sd, client, &upd64031a_ops);
  196. memcpy(state->regs, upd64031a_init, sizeof(state->regs));
  197. state->gr_mode = UPD64031A_GR_ON << 6;
  198. state->direct_3dycs_connect = UPD64031A_3DYCS_COMPOSITE << 4;
  199. state->ext_comp_sync = state->ext_vert_sync = 0;
  200. for (i = 0; i < TOT_REGS; i++)
  201. upd64031a_write(sd, i, state->regs[i]);
  202. return 0;
  203. }
  204. static int upd64031a_remove(struct i2c_client *client)
  205. {
  206. struct v4l2_subdev *sd = i2c_get_clientdata(client);
  207. v4l2_device_unregister_subdev(sd);
  208. kfree(to_state(sd));
  209. return 0;
  210. }
  211. /* ----------------------------------------------------------------------- */
  212. static const struct i2c_device_id upd64031a_id[] = {
  213. { "upd64031a", 0 },
  214. { }
  215. };
  216. MODULE_DEVICE_TABLE(i2c, upd64031a_id);
  217. static struct v4l2_i2c_driver_data v4l2_i2c_data = {
  218. .name = "upd64031a",
  219. .probe = upd64031a_probe,
  220. .remove = upd64031a_remove,
  221. .id_table = upd64031a_id,
  222. };