dm1105.c 24 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677787980818283848586878889909192939495969798991001011021031041051061071081091101111121131141151161171181191201211221231241251261271281291301311321331341351361371381391401411421431441451461471481491501511521531541551561571581591601611621631641651661671681691701711721731741751761771781791801811821831841851861871881891901911921931941951961971981992002012022032042052062072082092102112122132142152162172182192202212222232242252262272282292302312322332342352362372382392402412422432442452462472482492502512522532542552562572582592602612622632642652662672682692702712722732742752762772782792802812822832842852862872882892902912922932942952962972982993003013023033043053063073083093103113123133143153163173183193203213223233243253263273283293303313323333343353363373383393403413423433443453463473483493503513523533543553563573583593603613623633643653663673683693703713723733743753763773783793803813823833843853863873883893903913923933943953963973983994004014024034044054064074084094104114124134144154164174184194204214224234244254264274284294304314324334344354364374384394404414424434444454464474484494504514524534544554564574584594604614624634644654664674684694704714724734744754764774784794804814824834844854864874884894904914924934944954964974984995005015025035045055065075085095105115125135145155165175185195205215225235245255265275285295305315325335345355365375385395405415425435445455465475485495505515525535545555565575585595605615625635645655665675685695705715725735745755765775785795805815825835845855865875885895905915925935945955965975985996006016026036046056066076086096106116126136146156166176186196206216226236246256266276286296306316326336346356366376386396406416426436446456466476486496506516526536546556566576586596606616626636646656666676686696706716726736746756766776786796806816826836846856866876886896906916926936946956966976986997007017027037047057067077087097107117127137147157167177187197207217227237247257267277287297307317327337347357367377387397407417427437447457467477487497507517527537547557567577587597607617627637647657667677687697707717727737747757767777787797807817827837847857867877887897907917927937947957967977987998008018028038048058068078088098108118128138148158168178188198208218228238248258268278288298308318328338348358368378388398408418428438448458468478488498508518528538548558568578588598608618628638648658668678688698708718728738748758768778788798808818828838848858868878888898908918928938948958968978988999009019029039049059069079089099109119129139149159169179189199209219229239249259269279289299309319329339349359369379389399409419429439449459469479489499509519529539549559569579589599609619629639649659669679689699709719729739749759769779789799809819829839849859869879889899909919929939949959969979989991000100110021003100410051006100710081009101010111012101310141015101610171018101910201021102210231024102510261027102810291030103110321033103410351036103710381039104010411042104310441045104610471048
  1. /*
  2. * dm1105.c - driver for DVB cards based on SDMC DM1105 PCI chip
  3. *
  4. * Copyright (C) 2008 Igor M. Liplianin <liplianin@me.by>
  5. *
  6. * This program is free software; you can redistribute it and/or modify
  7. * it under the terms of the GNU General Public License as published by
  8. * the Free Software Foundation; either version 2 of the License, or
  9. * (at your option) any later version.
  10. *
  11. * This program is distributed in the hope that it will be useful,
  12. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  13. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  14. * GNU General Public License for more details.
  15. *
  16. * You should have received a copy of the GNU General Public License
  17. * along with this program; if not, write to the Free Software
  18. * Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.
  19. *
  20. */
  21. #include <linux/i2c.h>
  22. #include <linux/init.h>
  23. #include <linux/kernel.h>
  24. #include <linux/module.h>
  25. #include <linux/proc_fs.h>
  26. #include <linux/pci.h>
  27. #include <linux/dma-mapping.h>
  28. #include <linux/input.h>
  29. #include <linux/slab.h>
  30. #include <media/ir-common.h>
  31. #include "demux.h"
  32. #include "dmxdev.h"
  33. #include "dvb_demux.h"
  34. #include "dvb_frontend.h"
  35. #include "dvb_net.h"
  36. #include "dvbdev.h"
  37. #include "dvb-pll.h"
  38. #include "stv0299.h"
  39. #include "stv0288.h"
  40. #include "stb6000.h"
  41. #include "si21xx.h"
  42. #include "cx24116.h"
  43. #include "z0194a.h"
  44. #include "ds3000.h"
  45. #define UNSET (-1U)
  46. #define DM1105_BOARD_NOAUTO UNSET
  47. #define DM1105_BOARD_UNKNOWN 0
  48. #define DM1105_BOARD_DVBWORLD_2002 1
  49. #define DM1105_BOARD_DVBWORLD_2004 2
  50. #define DM1105_BOARD_AXESS_DM05 3
  51. /* ----------------------------------------------- */
  52. /*
  53. * PCI ID's
  54. */
  55. #ifndef PCI_VENDOR_ID_TRIGEM
  56. #define PCI_VENDOR_ID_TRIGEM 0x109f
  57. #endif
  58. #ifndef PCI_VENDOR_ID_AXESS
  59. #define PCI_VENDOR_ID_AXESS 0x195d
  60. #endif
  61. #ifndef PCI_DEVICE_ID_DM1105
  62. #define PCI_DEVICE_ID_DM1105 0x036f
  63. #endif
  64. #ifndef PCI_DEVICE_ID_DW2002
  65. #define PCI_DEVICE_ID_DW2002 0x2002
  66. #endif
  67. #ifndef PCI_DEVICE_ID_DW2004
  68. #define PCI_DEVICE_ID_DW2004 0x2004
  69. #endif
  70. #ifndef PCI_DEVICE_ID_DM05
  71. #define PCI_DEVICE_ID_DM05 0x1105
  72. #endif
  73. /* ----------------------------------------------- */
  74. /* sdmc dm1105 registers */
  75. /* TS Control */
  76. #define DM1105_TSCTR 0x00
  77. #define DM1105_DTALENTH 0x04
  78. /* GPIO Interface */
  79. #define DM1105_GPIOVAL 0x08
  80. #define DM1105_GPIOCTR 0x0c
  81. /* PID serial number */
  82. #define DM1105_PIDN 0x10
  83. /* Odd-even secret key select */
  84. #define DM1105_CWSEL 0x14
  85. /* Host Command Interface */
  86. #define DM1105_HOST_CTR 0x18
  87. #define DM1105_HOST_AD 0x1c
  88. /* PCI Interface */
  89. #define DM1105_CR 0x30
  90. #define DM1105_RST 0x34
  91. #define DM1105_STADR 0x38
  92. #define DM1105_RLEN 0x3c
  93. #define DM1105_WRP 0x40
  94. #define DM1105_INTCNT 0x44
  95. #define DM1105_INTMAK 0x48
  96. #define DM1105_INTSTS 0x4c
  97. /* CW Value */
  98. #define DM1105_ODD 0x50
  99. #define DM1105_EVEN 0x58
  100. /* PID Value */
  101. #define DM1105_PID 0x60
  102. /* IR Control */
  103. #define DM1105_IRCTR 0x64
  104. #define DM1105_IRMODE 0x68
  105. #define DM1105_SYSTEMCODE 0x6c
  106. #define DM1105_IRCODE 0x70
  107. /* Unknown Values */
  108. #define DM1105_ENCRYPT 0x74
  109. #define DM1105_VER 0x7c
  110. /* I2C Interface */
  111. #define DM1105_I2CCTR 0x80
  112. #define DM1105_I2CSTS 0x81
  113. #define DM1105_I2CDAT 0x82
  114. #define DM1105_I2C_RA 0x83
  115. /* ----------------------------------------------- */
  116. /* Interrupt Mask Bits */
  117. #define INTMAK_TSIRQM 0x01
  118. #define INTMAK_HIRQM 0x04
  119. #define INTMAK_IRM 0x08
  120. #define INTMAK_ALLMASK (INTMAK_TSIRQM | \
  121. INTMAK_HIRQM | \
  122. INTMAK_IRM)
  123. #define INTMAK_NONEMASK 0x00
  124. /* Interrupt Status Bits */
  125. #define INTSTS_TSIRQ 0x01
  126. #define INTSTS_HIRQ 0x04
  127. #define INTSTS_IR 0x08
  128. /* IR Control Bits */
  129. #define DM1105_IR_EN 0x01
  130. #define DM1105_SYS_CHK 0x02
  131. #define DM1105_REP_FLG 0x08
  132. /* EEPROM addr */
  133. #define IIC_24C01_addr 0xa0
  134. /* Max board count */
  135. #define DM1105_MAX 0x04
  136. #define DRIVER_NAME "dm1105"
  137. #define DM1105_DMA_PACKETS 47
  138. #define DM1105_DMA_PACKET_LENGTH (128*4)
  139. #define DM1105_DMA_BYTES (128 * 4 * DM1105_DMA_PACKETS)
  140. /* GPIO's for LNB power control */
  141. #define DM1105_LNB_MASK 0x00000000
  142. #define DM1105_LNB_OFF 0x00020000
  143. #define DM1105_LNB_13V 0x00010100
  144. #define DM1105_LNB_18V 0x00000100
  145. /* GPIO's for LNB power control for Axess DM05 */
  146. #define DM05_LNB_MASK 0x00000000
  147. #define DM05_LNB_OFF 0x00020000/* actually 13v */
  148. #define DM05_LNB_13V 0x00020000
  149. #define DM05_LNB_18V 0x00030000
  150. static unsigned int card[] = {[0 ... 3] = UNSET };
  151. module_param_array(card, int, NULL, 0444);
  152. MODULE_PARM_DESC(card, "card type");
  153. static int ir_debug;
  154. module_param(ir_debug, int, 0644);
  155. MODULE_PARM_DESC(ir_debug, "enable debugging information for IR decoding");
  156. static unsigned int dm1105_devcount;
  157. DVB_DEFINE_MOD_OPT_ADAPTER_NR(adapter_nr);
  158. struct dm1105_board {
  159. char *name;
  160. };
  161. struct dm1105_subid {
  162. u16 subvendor;
  163. u16 subdevice;
  164. u32 card;
  165. };
  166. static const struct dm1105_board dm1105_boards[] = {
  167. [DM1105_BOARD_UNKNOWN] = {
  168. .name = "UNKNOWN/GENERIC",
  169. },
  170. [DM1105_BOARD_DVBWORLD_2002] = {
  171. .name = "DVBWorld PCI 2002",
  172. },
  173. [DM1105_BOARD_DVBWORLD_2004] = {
  174. .name = "DVBWorld PCI 2004",
  175. },
  176. [DM1105_BOARD_AXESS_DM05] = {
  177. .name = "Axess/EasyTv DM05",
  178. },
  179. };
  180. static const struct dm1105_subid dm1105_subids[] = {
  181. {
  182. .subvendor = 0x0000,
  183. .subdevice = 0x2002,
  184. .card = DM1105_BOARD_DVBWORLD_2002,
  185. }, {
  186. .subvendor = 0x0001,
  187. .subdevice = 0x2002,
  188. .card = DM1105_BOARD_DVBWORLD_2002,
  189. }, {
  190. .subvendor = 0x0000,
  191. .subdevice = 0x2004,
  192. .card = DM1105_BOARD_DVBWORLD_2004,
  193. }, {
  194. .subvendor = 0x0001,
  195. .subdevice = 0x2004,
  196. .card = DM1105_BOARD_DVBWORLD_2004,
  197. }, {
  198. .subvendor = 0x195d,
  199. .subdevice = 0x1105,
  200. .card = DM1105_BOARD_AXESS_DM05,
  201. },
  202. };
  203. static void dm1105_card_list(struct pci_dev *pci)
  204. {
  205. int i;
  206. if (0 == pci->subsystem_vendor &&
  207. 0 == pci->subsystem_device) {
  208. printk(KERN_ERR
  209. "dm1105: Your board has no valid PCI Subsystem ID\n"
  210. "dm1105: and thus can't be autodetected\n"
  211. "dm1105: Please pass card=<n> insmod option to\n"
  212. "dm1105: workaround that. Redirect complaints to\n"
  213. "dm1105: the vendor of the TV card. Best regards,\n"
  214. "dm1105: -- tux\n");
  215. } else {
  216. printk(KERN_ERR
  217. "dm1105: Your board isn't known (yet) to the driver.\n"
  218. "dm1105: You can try to pick one of the existing\n"
  219. "dm1105: card configs via card=<n> insmod option.\n"
  220. "dm1105: Updating to the latest version might help\n"
  221. "dm1105: as well.\n");
  222. }
  223. printk(KERN_ERR "Here is a list of valid choices for the card=<n> "
  224. "insmod option:\n");
  225. for (i = 0; i < ARRAY_SIZE(dm1105_boards); i++)
  226. printk(KERN_ERR "dm1105: card=%d -> %s\n",
  227. i, dm1105_boards[i].name);
  228. }
  229. /* infrared remote control */
  230. struct infrared {
  231. struct input_dev *input_dev;
  232. struct ir_input_state ir;
  233. char input_phys[32];
  234. struct work_struct work;
  235. u32 ir_command;
  236. };
  237. struct dm1105_dev {
  238. /* pci */
  239. struct pci_dev *pdev;
  240. u8 __iomem *io_mem;
  241. /* ir */
  242. struct infrared ir;
  243. /* dvb */
  244. struct dmx_frontend hw_frontend;
  245. struct dmx_frontend mem_frontend;
  246. struct dmxdev dmxdev;
  247. struct dvb_adapter dvb_adapter;
  248. struct dvb_demux demux;
  249. struct dvb_frontend *fe;
  250. struct dvb_net dvbnet;
  251. unsigned int full_ts_users;
  252. unsigned int boardnr;
  253. int nr;
  254. /* i2c */
  255. struct i2c_adapter i2c_adap;
  256. /* irq */
  257. struct work_struct work;
  258. struct workqueue_struct *wq;
  259. char wqn[16];
  260. /* dma */
  261. dma_addr_t dma_addr;
  262. unsigned char *ts_buf;
  263. u32 wrp;
  264. u32 nextwrp;
  265. u32 buffer_size;
  266. unsigned int PacketErrorCount;
  267. unsigned int dmarst;
  268. spinlock_t lock;
  269. };
  270. #define dm_io_mem(reg) ((unsigned long)(&dev->io_mem[reg]))
  271. #define dm_readb(reg) inb(dm_io_mem(reg))
  272. #define dm_writeb(reg, value) outb((value), (dm_io_mem(reg)))
  273. #define dm_readw(reg) inw(dm_io_mem(reg))
  274. #define dm_writew(reg, value) outw((value), (dm_io_mem(reg)))
  275. #define dm_readl(reg) inl(dm_io_mem(reg))
  276. #define dm_writel(reg, value) outl((value), (dm_io_mem(reg)))
  277. #define dm_andorl(reg, mask, value) \
  278. outl((inl(dm_io_mem(reg)) & ~(mask)) |\
  279. ((value) & (mask)), (dm_io_mem(reg)))
  280. #define dm_setl(reg, bit) dm_andorl((reg), (bit), (bit))
  281. #define dm_clearl(reg, bit) dm_andorl((reg), (bit), 0)
  282. static int dm1105_i2c_xfer(struct i2c_adapter *i2c_adap,
  283. struct i2c_msg *msgs, int num)
  284. {
  285. struct dm1105_dev *dev ;
  286. int addr, rc, i, j, k, len, byte, data;
  287. u8 status;
  288. dev = i2c_adap->algo_data;
  289. for (i = 0; i < num; i++) {
  290. dm_writeb(DM1105_I2CCTR, 0x00);
  291. if (msgs[i].flags & I2C_M_RD) {
  292. /* read bytes */
  293. addr = msgs[i].addr << 1;
  294. addr |= 1;
  295. dm_writeb(DM1105_I2CDAT, addr);
  296. for (byte = 0; byte < msgs[i].len; byte++)
  297. dm_writeb(DM1105_I2CDAT + byte + 1, 0);
  298. dm_writeb(DM1105_I2CCTR, 0x81 + msgs[i].len);
  299. for (j = 0; j < 55; j++) {
  300. mdelay(10);
  301. status = dm_readb(DM1105_I2CSTS);
  302. if ((status & 0xc0) == 0x40)
  303. break;
  304. }
  305. if (j >= 55)
  306. return -1;
  307. for (byte = 0; byte < msgs[i].len; byte++) {
  308. rc = dm_readb(DM1105_I2CDAT + byte + 1);
  309. if (rc < 0)
  310. goto err;
  311. msgs[i].buf[byte] = rc;
  312. }
  313. } else if ((msgs[i].buf[0] == 0xf7) && (msgs[i].addr == 0x55)) {
  314. /* prepaired for cx24116 firmware */
  315. /* Write in small blocks */
  316. len = msgs[i].len - 1;
  317. k = 1;
  318. do {
  319. dm_writeb(DM1105_I2CDAT, msgs[i].addr << 1);
  320. dm_writeb(DM1105_I2CDAT + 1, 0xf7);
  321. for (byte = 0; byte < (len > 48 ? 48 : len); byte++) {
  322. data = msgs[i].buf[k + byte];
  323. dm_writeb(DM1105_I2CDAT + byte + 2, data);
  324. }
  325. dm_writeb(DM1105_I2CCTR, 0x82 + (len > 48 ? 48 : len));
  326. for (j = 0; j < 25; j++) {
  327. mdelay(10);
  328. status = dm_readb(DM1105_I2CSTS);
  329. if ((status & 0xc0) == 0x40)
  330. break;
  331. }
  332. if (j >= 25)
  333. return -1;
  334. k += 48;
  335. len -= 48;
  336. } while (len > 0);
  337. } else {
  338. /* write bytes */
  339. dm_writeb(DM1105_I2CDAT, msgs[i].addr << 1);
  340. for (byte = 0; byte < msgs[i].len; byte++) {
  341. data = msgs[i].buf[byte];
  342. dm_writeb(DM1105_I2CDAT + byte + 1, data);
  343. }
  344. dm_writeb(DM1105_I2CCTR, 0x81 + msgs[i].len);
  345. for (j = 0; j < 25; j++) {
  346. mdelay(10);
  347. status = dm_readb(DM1105_I2CSTS);
  348. if ((status & 0xc0) == 0x40)
  349. break;
  350. }
  351. if (j >= 25)
  352. return -1;
  353. }
  354. }
  355. return num;
  356. err:
  357. return rc;
  358. }
  359. static u32 functionality(struct i2c_adapter *adap)
  360. {
  361. return I2C_FUNC_I2C;
  362. }
  363. static struct i2c_algorithm dm1105_algo = {
  364. .master_xfer = dm1105_i2c_xfer,
  365. .functionality = functionality,
  366. };
  367. static inline struct dm1105_dev *feed_to_dm1105_dev(struct dvb_demux_feed *feed)
  368. {
  369. return container_of(feed->demux, struct dm1105_dev, demux);
  370. }
  371. static inline struct dm1105_dev *frontend_to_dm1105_dev(struct dvb_frontend *fe)
  372. {
  373. return container_of(fe->dvb, struct dm1105_dev, dvb_adapter);
  374. }
  375. static int dm1105_set_voltage(struct dvb_frontend *fe, fe_sec_voltage_t voltage)
  376. {
  377. struct dm1105_dev *dev = frontend_to_dm1105_dev(fe);
  378. u32 lnb_mask, lnb_13v, lnb_18v, lnb_off;
  379. switch (dev->boardnr) {
  380. case DM1105_BOARD_AXESS_DM05:
  381. lnb_mask = DM05_LNB_MASK;
  382. lnb_off = DM05_LNB_OFF;
  383. lnb_13v = DM05_LNB_13V;
  384. lnb_18v = DM05_LNB_18V;
  385. break;
  386. case DM1105_BOARD_DVBWORLD_2002:
  387. case DM1105_BOARD_DVBWORLD_2004:
  388. default:
  389. lnb_mask = DM1105_LNB_MASK;
  390. lnb_off = DM1105_LNB_OFF;
  391. lnb_13v = DM1105_LNB_13V;
  392. lnb_18v = DM1105_LNB_18V;
  393. }
  394. dm_writel(DM1105_GPIOCTR, lnb_mask);
  395. if (voltage == SEC_VOLTAGE_18)
  396. dm_writel(DM1105_GPIOVAL, lnb_18v);
  397. else if (voltage == SEC_VOLTAGE_13)
  398. dm_writel(DM1105_GPIOVAL, lnb_13v);
  399. else
  400. dm_writel(DM1105_GPIOVAL, lnb_off);
  401. return 0;
  402. }
  403. static void dm1105_set_dma_addr(struct dm1105_dev *dev)
  404. {
  405. dm_writel(DM1105_STADR, cpu_to_le32(dev->dma_addr));
  406. }
  407. static int __devinit dm1105_dma_map(struct dm1105_dev *dev)
  408. {
  409. dev->ts_buf = pci_alloc_consistent(dev->pdev,
  410. 6 * DM1105_DMA_BYTES,
  411. &dev->dma_addr);
  412. return !dev->ts_buf;
  413. }
  414. static void dm1105_dma_unmap(struct dm1105_dev *dev)
  415. {
  416. pci_free_consistent(dev->pdev,
  417. 6 * DM1105_DMA_BYTES,
  418. dev->ts_buf,
  419. dev->dma_addr);
  420. }
  421. static void dm1105_enable_irqs(struct dm1105_dev *dev)
  422. {
  423. dm_writeb(DM1105_INTMAK, INTMAK_ALLMASK);
  424. dm_writeb(DM1105_CR, 1);
  425. }
  426. static void dm1105_disable_irqs(struct dm1105_dev *dev)
  427. {
  428. dm_writeb(DM1105_INTMAK, INTMAK_IRM);
  429. dm_writeb(DM1105_CR, 0);
  430. }
  431. static int dm1105_start_feed(struct dvb_demux_feed *f)
  432. {
  433. struct dm1105_dev *dev = feed_to_dm1105_dev(f);
  434. if (dev->full_ts_users++ == 0)
  435. dm1105_enable_irqs(dev);
  436. return 0;
  437. }
  438. static int dm1105_stop_feed(struct dvb_demux_feed *f)
  439. {
  440. struct dm1105_dev *dev = feed_to_dm1105_dev(f);
  441. if (--dev->full_ts_users == 0)
  442. dm1105_disable_irqs(dev);
  443. return 0;
  444. }
  445. /* ir work handler */
  446. static void dm1105_emit_key(struct work_struct *work)
  447. {
  448. struct infrared *ir = container_of(work, struct infrared, work);
  449. u32 ircom = ir->ir_command;
  450. u8 data;
  451. if (ir_debug)
  452. printk(KERN_INFO "%s: received byte 0x%04x\n", __func__, ircom);
  453. data = (ircom >> 8) & 0x7f;
  454. ir_input_keydown(ir->input_dev, &ir->ir, data);
  455. ir_input_nokey(ir->input_dev, &ir->ir);
  456. }
  457. /* work handler */
  458. static void dm1105_dmx_buffer(struct work_struct *work)
  459. {
  460. struct dm1105_dev *dev = container_of(work, struct dm1105_dev, work);
  461. unsigned int nbpackets;
  462. u32 oldwrp = dev->wrp;
  463. u32 nextwrp = dev->nextwrp;
  464. if (!((dev->ts_buf[oldwrp] == 0x47) &&
  465. (dev->ts_buf[oldwrp + 188] == 0x47) &&
  466. (dev->ts_buf[oldwrp + 188 * 2] == 0x47))) {
  467. dev->PacketErrorCount++;
  468. /* bad packet found */
  469. if ((dev->PacketErrorCount >= 2) &&
  470. (dev->dmarst == 0)) {
  471. dm_writeb(DM1105_RST, 1);
  472. dev->wrp = 0;
  473. dev->PacketErrorCount = 0;
  474. dev->dmarst = 0;
  475. return;
  476. }
  477. }
  478. if (nextwrp < oldwrp) {
  479. memcpy(dev->ts_buf + dev->buffer_size, dev->ts_buf, nextwrp);
  480. nbpackets = ((dev->buffer_size - oldwrp) + nextwrp) / 188;
  481. } else
  482. nbpackets = (nextwrp - oldwrp) / 188;
  483. dev->wrp = nextwrp;
  484. dvb_dmx_swfilter_packets(&dev->demux, &dev->ts_buf[oldwrp], nbpackets);
  485. }
  486. static irqreturn_t dm1105_irq(int irq, void *dev_id)
  487. {
  488. struct dm1105_dev *dev = dev_id;
  489. /* Read-Write INSTS Ack's Interrupt for DM1105 chip 16.03.2008 */
  490. unsigned int intsts = dm_readb(DM1105_INTSTS);
  491. dm_writeb(DM1105_INTSTS, intsts);
  492. switch (intsts) {
  493. case INTSTS_TSIRQ:
  494. case (INTSTS_TSIRQ | INTSTS_IR):
  495. dev->nextwrp = dm_readl(DM1105_WRP) - dm_readl(DM1105_STADR);
  496. queue_work(dev->wq, &dev->work);
  497. break;
  498. case INTSTS_IR:
  499. dev->ir.ir_command = dm_readl(DM1105_IRCODE);
  500. schedule_work(&dev->ir.work);
  501. break;
  502. }
  503. return IRQ_HANDLED;
  504. }
  505. int __devinit dm1105_ir_init(struct dm1105_dev *dm1105)
  506. {
  507. struct input_dev *input_dev;
  508. struct ir_scancode_table *ir_codes = &ir_codes_dm1105_nec_table;
  509. u64 ir_type = IR_TYPE_OTHER;
  510. int err = -ENOMEM;
  511. input_dev = input_allocate_device();
  512. if (!input_dev)
  513. return -ENOMEM;
  514. dm1105->ir.input_dev = input_dev;
  515. snprintf(dm1105->ir.input_phys, sizeof(dm1105->ir.input_phys),
  516. "pci-%s/ir0", pci_name(dm1105->pdev));
  517. err = ir_input_init(input_dev, &dm1105->ir.ir, ir_type);
  518. if (err < 0) {
  519. input_free_device(input_dev);
  520. return err;
  521. }
  522. input_dev->name = "DVB on-card IR receiver";
  523. input_dev->phys = dm1105->ir.input_phys;
  524. input_dev->id.bustype = BUS_PCI;
  525. input_dev->id.version = 1;
  526. if (dm1105->pdev->subsystem_vendor) {
  527. input_dev->id.vendor = dm1105->pdev->subsystem_vendor;
  528. input_dev->id.product = dm1105->pdev->subsystem_device;
  529. } else {
  530. input_dev->id.vendor = dm1105->pdev->vendor;
  531. input_dev->id.product = dm1105->pdev->device;
  532. }
  533. input_dev->dev.parent = &dm1105->pdev->dev;
  534. INIT_WORK(&dm1105->ir.work, dm1105_emit_key);
  535. err = ir_input_register(input_dev, ir_codes, NULL);
  536. return err;
  537. }
  538. void __devexit dm1105_ir_exit(struct dm1105_dev *dm1105)
  539. {
  540. ir_input_unregister(dm1105->ir.input_dev);
  541. }
  542. static int __devinit dm1105_hw_init(struct dm1105_dev *dev)
  543. {
  544. dm1105_disable_irqs(dev);
  545. dm_writeb(DM1105_HOST_CTR, 0);
  546. /*DATALEN 188,*/
  547. dm_writeb(DM1105_DTALENTH, 188);
  548. /*TS_STRT TS_VALP MSBFIRST TS_MODE ALPAS TSPES*/
  549. dm_writew(DM1105_TSCTR, 0xc10a);
  550. /* map DMA and set address */
  551. dm1105_dma_map(dev);
  552. dm1105_set_dma_addr(dev);
  553. /* big buffer */
  554. dm_writel(DM1105_RLEN, 5 * DM1105_DMA_BYTES);
  555. dm_writeb(DM1105_INTCNT, 47);
  556. /* IR NEC mode enable */
  557. dm_writeb(DM1105_IRCTR, (DM1105_IR_EN | DM1105_SYS_CHK));
  558. dm_writeb(DM1105_IRMODE, 0);
  559. dm_writew(DM1105_SYSTEMCODE, 0);
  560. return 0;
  561. }
  562. static void dm1105_hw_exit(struct dm1105_dev *dev)
  563. {
  564. dm1105_disable_irqs(dev);
  565. /* IR disable */
  566. dm_writeb(DM1105_IRCTR, 0);
  567. dm_writeb(DM1105_INTMAK, INTMAK_NONEMASK);
  568. dm1105_dma_unmap(dev);
  569. }
  570. static struct stv0299_config sharp_z0194a_config = {
  571. .demod_address = 0x68,
  572. .inittab = sharp_z0194a_inittab,
  573. .mclk = 88000000UL,
  574. .invert = 1,
  575. .skip_reinit = 0,
  576. .lock_output = STV0299_LOCKOUTPUT_1,
  577. .volt13_op0_op1 = STV0299_VOLT13_OP1,
  578. .min_delay_ms = 100,
  579. .set_symbol_rate = sharp_z0194a_set_symbol_rate,
  580. };
  581. static struct stv0288_config earda_config = {
  582. .demod_address = 0x68,
  583. .min_delay_ms = 100,
  584. };
  585. static struct si21xx_config serit_config = {
  586. .demod_address = 0x68,
  587. .min_delay_ms = 100,
  588. };
  589. static struct cx24116_config serit_sp2633_config = {
  590. .demod_address = 0x55,
  591. };
  592. static struct ds3000_config dvbworld_ds3000_config = {
  593. .demod_address = 0x68,
  594. };
  595. static int __devinit frontend_init(struct dm1105_dev *dev)
  596. {
  597. int ret;
  598. switch (dev->boardnr) {
  599. case DM1105_BOARD_DVBWORLD_2004:
  600. dev->fe = dvb_attach(
  601. cx24116_attach, &serit_sp2633_config,
  602. &dev->i2c_adap);
  603. if (dev->fe) {
  604. dev->fe->ops.set_voltage = dm1105_set_voltage;
  605. break;
  606. }
  607. dev->fe = dvb_attach(
  608. ds3000_attach, &dvbworld_ds3000_config,
  609. &dev->i2c_adap);
  610. if (dev->fe)
  611. dev->fe->ops.set_voltage = dm1105_set_voltage;
  612. break;
  613. case DM1105_BOARD_DVBWORLD_2002:
  614. case DM1105_BOARD_AXESS_DM05:
  615. default:
  616. dev->fe = dvb_attach(
  617. stv0299_attach, &sharp_z0194a_config,
  618. &dev->i2c_adap);
  619. if (dev->fe) {
  620. dev->fe->ops.set_voltage = dm1105_set_voltage;
  621. dvb_attach(dvb_pll_attach, dev->fe, 0x60,
  622. &dev->i2c_adap, DVB_PLL_OPERA1);
  623. break;
  624. }
  625. dev->fe = dvb_attach(
  626. stv0288_attach, &earda_config,
  627. &dev->i2c_adap);
  628. if (dev->fe) {
  629. dev->fe->ops.set_voltage = dm1105_set_voltage;
  630. dvb_attach(stb6000_attach, dev->fe, 0x61,
  631. &dev->i2c_adap);
  632. break;
  633. }
  634. dev->fe = dvb_attach(
  635. si21xx_attach, &serit_config,
  636. &dev->i2c_adap);
  637. if (dev->fe)
  638. dev->fe->ops.set_voltage = dm1105_set_voltage;
  639. }
  640. if (!dev->fe) {
  641. dev_err(&dev->pdev->dev, "could not attach frontend\n");
  642. return -ENODEV;
  643. }
  644. ret = dvb_register_frontend(&dev->dvb_adapter, dev->fe);
  645. if (ret < 0) {
  646. if (dev->fe->ops.release)
  647. dev->fe->ops.release(dev->fe);
  648. dev->fe = NULL;
  649. return ret;
  650. }
  651. return 0;
  652. }
  653. static void __devinit dm1105_read_mac(struct dm1105_dev *dev, u8 *mac)
  654. {
  655. static u8 command[1] = { 0x28 };
  656. struct i2c_msg msg[] = {
  657. {
  658. .addr = IIC_24C01_addr >> 1,
  659. .flags = 0,
  660. .buf = command,
  661. .len = 1
  662. }, {
  663. .addr = IIC_24C01_addr >> 1,
  664. .flags = I2C_M_RD,
  665. .buf = mac,
  666. .len = 6
  667. },
  668. };
  669. dm1105_i2c_xfer(&dev->i2c_adap, msg , 2);
  670. dev_info(&dev->pdev->dev, "MAC %pM\n", mac);
  671. }
  672. static int __devinit dm1105_probe(struct pci_dev *pdev,
  673. const struct pci_device_id *ent)
  674. {
  675. struct dm1105_dev *dev;
  676. struct dvb_adapter *dvb_adapter;
  677. struct dvb_demux *dvbdemux;
  678. struct dmx_demux *dmx;
  679. int ret = -ENOMEM;
  680. int i;
  681. dev = kzalloc(sizeof(struct dm1105_dev), GFP_KERNEL);
  682. if (!dev)
  683. return -ENOMEM;
  684. /* board config */
  685. dev->nr = dm1105_devcount;
  686. dev->boardnr = UNSET;
  687. if (card[dev->nr] < ARRAY_SIZE(dm1105_boards))
  688. dev->boardnr = card[dev->nr];
  689. for (i = 0; UNSET == dev->boardnr &&
  690. i < ARRAY_SIZE(dm1105_subids); i++)
  691. if (pdev->subsystem_vendor ==
  692. dm1105_subids[i].subvendor &&
  693. pdev->subsystem_device ==
  694. dm1105_subids[i].subdevice)
  695. dev->boardnr = dm1105_subids[i].card;
  696. if (UNSET == dev->boardnr) {
  697. dev->boardnr = DM1105_BOARD_UNKNOWN;
  698. dm1105_card_list(pdev);
  699. }
  700. dm1105_devcount++;
  701. dev->pdev = pdev;
  702. dev->buffer_size = 5 * DM1105_DMA_BYTES;
  703. dev->PacketErrorCount = 0;
  704. dev->dmarst = 0;
  705. ret = pci_enable_device(pdev);
  706. if (ret < 0)
  707. goto err_kfree;
  708. ret = pci_set_dma_mask(pdev, DMA_BIT_MASK(32));
  709. if (ret < 0)
  710. goto err_pci_disable_device;
  711. pci_set_master(pdev);
  712. ret = pci_request_regions(pdev, DRIVER_NAME);
  713. if (ret < 0)
  714. goto err_pci_disable_device;
  715. dev->io_mem = pci_iomap(pdev, 0, pci_resource_len(pdev, 0));
  716. if (!dev->io_mem) {
  717. ret = -EIO;
  718. goto err_pci_release_regions;
  719. }
  720. spin_lock_init(&dev->lock);
  721. pci_set_drvdata(pdev, dev);
  722. ret = dm1105_hw_init(dev);
  723. if (ret < 0)
  724. goto err_pci_iounmap;
  725. /* i2c */
  726. i2c_set_adapdata(&dev->i2c_adap, dev);
  727. strcpy(dev->i2c_adap.name, DRIVER_NAME);
  728. dev->i2c_adap.owner = THIS_MODULE;
  729. dev->i2c_adap.class = I2C_CLASS_TV_DIGITAL;
  730. dev->i2c_adap.dev.parent = &pdev->dev;
  731. dev->i2c_adap.algo = &dm1105_algo;
  732. dev->i2c_adap.algo_data = dev;
  733. ret = i2c_add_adapter(&dev->i2c_adap);
  734. if (ret < 0)
  735. goto err_dm1105_hw_exit;
  736. /* dvb */
  737. ret = dvb_register_adapter(&dev->dvb_adapter, DRIVER_NAME,
  738. THIS_MODULE, &pdev->dev, adapter_nr);
  739. if (ret < 0)
  740. goto err_i2c_del_adapter;
  741. dvb_adapter = &dev->dvb_adapter;
  742. dm1105_read_mac(dev, dvb_adapter->proposed_mac);
  743. dvbdemux = &dev->demux;
  744. dvbdemux->filternum = 256;
  745. dvbdemux->feednum = 256;
  746. dvbdemux->start_feed = dm1105_start_feed;
  747. dvbdemux->stop_feed = dm1105_stop_feed;
  748. dvbdemux->dmx.capabilities = (DMX_TS_FILTERING |
  749. DMX_SECTION_FILTERING | DMX_MEMORY_BASED_FILTERING);
  750. ret = dvb_dmx_init(dvbdemux);
  751. if (ret < 0)
  752. goto err_dvb_unregister_adapter;
  753. dmx = &dvbdemux->dmx;
  754. dev->dmxdev.filternum = 256;
  755. dev->dmxdev.demux = dmx;
  756. dev->dmxdev.capabilities = 0;
  757. ret = dvb_dmxdev_init(&dev->dmxdev, dvb_adapter);
  758. if (ret < 0)
  759. goto err_dvb_dmx_release;
  760. dev->hw_frontend.source = DMX_FRONTEND_0;
  761. ret = dmx->add_frontend(dmx, &dev->hw_frontend);
  762. if (ret < 0)
  763. goto err_dvb_dmxdev_release;
  764. dev->mem_frontend.source = DMX_MEMORY_FE;
  765. ret = dmx->add_frontend(dmx, &dev->mem_frontend);
  766. if (ret < 0)
  767. goto err_remove_hw_frontend;
  768. ret = dmx->connect_frontend(dmx, &dev->hw_frontend);
  769. if (ret < 0)
  770. goto err_remove_mem_frontend;
  771. ret = frontend_init(dev);
  772. if (ret < 0)
  773. goto err_disconnect_frontend;
  774. dvb_net_init(dvb_adapter, &dev->dvbnet, dmx);
  775. dm1105_ir_init(dev);
  776. INIT_WORK(&dev->work, dm1105_dmx_buffer);
  777. sprintf(dev->wqn, "%s/%d", dvb_adapter->name, dvb_adapter->num);
  778. dev->wq = create_singlethread_workqueue(dev->wqn);
  779. if (!dev->wq)
  780. goto err_dvb_net;
  781. ret = request_irq(pdev->irq, dm1105_irq, IRQF_SHARED,
  782. DRIVER_NAME, dev);
  783. if (ret < 0)
  784. goto err_workqueue;
  785. return 0;
  786. err_workqueue:
  787. destroy_workqueue(dev->wq);
  788. err_dvb_net:
  789. dvb_net_release(&dev->dvbnet);
  790. err_disconnect_frontend:
  791. dmx->disconnect_frontend(dmx);
  792. err_remove_mem_frontend:
  793. dmx->remove_frontend(dmx, &dev->mem_frontend);
  794. err_remove_hw_frontend:
  795. dmx->remove_frontend(dmx, &dev->hw_frontend);
  796. err_dvb_dmxdev_release:
  797. dvb_dmxdev_release(&dev->dmxdev);
  798. err_dvb_dmx_release:
  799. dvb_dmx_release(dvbdemux);
  800. err_dvb_unregister_adapter:
  801. dvb_unregister_adapter(dvb_adapter);
  802. err_i2c_del_adapter:
  803. i2c_del_adapter(&dev->i2c_adap);
  804. err_dm1105_hw_exit:
  805. dm1105_hw_exit(dev);
  806. err_pci_iounmap:
  807. pci_iounmap(pdev, dev->io_mem);
  808. err_pci_release_regions:
  809. pci_release_regions(pdev);
  810. err_pci_disable_device:
  811. pci_disable_device(pdev);
  812. err_kfree:
  813. pci_set_drvdata(pdev, NULL);
  814. kfree(dev);
  815. return ret;
  816. }
  817. static void __devexit dm1105_remove(struct pci_dev *pdev)
  818. {
  819. struct dm1105_dev *dev = pci_get_drvdata(pdev);
  820. struct dvb_adapter *dvb_adapter = &dev->dvb_adapter;
  821. struct dvb_demux *dvbdemux = &dev->demux;
  822. struct dmx_demux *dmx = &dvbdemux->dmx;
  823. dm1105_ir_exit(dev);
  824. dmx->close(dmx);
  825. dvb_net_release(&dev->dvbnet);
  826. if (dev->fe)
  827. dvb_unregister_frontend(dev->fe);
  828. dmx->disconnect_frontend(dmx);
  829. dmx->remove_frontend(dmx, &dev->mem_frontend);
  830. dmx->remove_frontend(dmx, &dev->hw_frontend);
  831. dvb_dmxdev_release(&dev->dmxdev);
  832. dvb_dmx_release(dvbdemux);
  833. dvb_unregister_adapter(dvb_adapter);
  834. if (&dev->i2c_adap)
  835. i2c_del_adapter(&dev->i2c_adap);
  836. dm1105_hw_exit(dev);
  837. synchronize_irq(pdev->irq);
  838. free_irq(pdev->irq, dev);
  839. pci_iounmap(pdev, dev->io_mem);
  840. pci_release_regions(pdev);
  841. pci_disable_device(pdev);
  842. pci_set_drvdata(pdev, NULL);
  843. dm1105_devcount--;
  844. kfree(dev);
  845. }
  846. static struct pci_device_id dm1105_id_table[] __devinitdata = {
  847. {
  848. .vendor = PCI_VENDOR_ID_TRIGEM,
  849. .device = PCI_DEVICE_ID_DM1105,
  850. .subvendor = PCI_ANY_ID,
  851. .subdevice = PCI_ANY_ID,
  852. }, {
  853. .vendor = PCI_VENDOR_ID_AXESS,
  854. .device = PCI_DEVICE_ID_DM05,
  855. .subvendor = PCI_ANY_ID,
  856. .subdevice = PCI_ANY_ID,
  857. }, {
  858. /* empty */
  859. },
  860. };
  861. MODULE_DEVICE_TABLE(pci, dm1105_id_table);
  862. static struct pci_driver dm1105_driver = {
  863. .name = DRIVER_NAME,
  864. .id_table = dm1105_id_table,
  865. .probe = dm1105_probe,
  866. .remove = __devexit_p(dm1105_remove),
  867. };
  868. static int __init dm1105_init(void)
  869. {
  870. return pci_register_driver(&dm1105_driver);
  871. }
  872. static void __exit dm1105_exit(void)
  873. {
  874. pci_unregister_driver(&dm1105_driver);
  875. }
  876. module_init(dm1105_init);
  877. module_exit(dm1105_exit);
  878. MODULE_AUTHOR("Igor M. Liplianin <liplianin@me.by>");
  879. MODULE_DESCRIPTION("SDMC DM1105 DVB driver");
  880. MODULE_LICENSE("GPL");