max2165.c 10 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443
  1. /*
  2. * Driver for Maxim MAX2165 silicon tuner
  3. *
  4. * Copyright (c) 2009 David T. L. Wong <davidtlwong@gmail.com>
  5. *
  6. * This program is free software; you can redistribute it and/or modify
  7. * it under the terms of the GNU General Public License as published by
  8. * the Free Software Foundation; either version 2 of the License, or
  9. * (at your option) any later version.
  10. *
  11. * This program is distributed in the hope that it will be useful,
  12. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  13. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  14. *
  15. * GNU General Public License for more details.
  16. *
  17. * You should have received a copy of the GNU General Public License
  18. * along with this program; if not, write to the Free Software
  19. * Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.
  20. */
  21. #include <linux/module.h>
  22. #include <linux/moduleparam.h>
  23. #include <linux/videodev2.h>
  24. #include <linux/delay.h>
  25. #include <linux/dvb/frontend.h>
  26. #include <linux/i2c.h>
  27. #include <linux/slab.h>
  28. #include "dvb_frontend.h"
  29. #include "max2165.h"
  30. #include "max2165_priv.h"
  31. #include "tuner-i2c.h"
  32. #define dprintk(args...) \
  33. do { \
  34. if (debug) \
  35. printk(KERN_DEBUG "max2165: " args); \
  36. } while (0)
  37. static int debug;
  38. module_param(debug, int, 0644);
  39. MODULE_PARM_DESC(debug, "Turn on/off debugging (default:off).");
  40. static int max2165_write_reg(struct max2165_priv *priv, u8 reg, u8 data)
  41. {
  42. int ret;
  43. u8 buf[] = { reg, data };
  44. struct i2c_msg msg = { .flags = 0, .buf = buf, .len = 2 };
  45. msg.addr = priv->config->i2c_address;
  46. if (debug >= 2)
  47. printk(KERN_DEBUG "%s: reg=0x%02X, data=0x%02X\n",
  48. __func__, reg, data);
  49. ret = i2c_transfer(priv->i2c, &msg, 1);
  50. if (ret != 1)
  51. dprintk(KERN_DEBUG "%s: error reg=0x%x, data=0x%x, ret=%i\n",
  52. __func__, reg, data, ret);
  53. return (ret != 1) ? -EIO : 0;
  54. }
  55. static int max2165_read_reg(struct max2165_priv *priv, u8 reg, u8 *p_data)
  56. {
  57. int ret;
  58. u8 dev_addr = priv->config->i2c_address;
  59. u8 b0[] = { reg };
  60. u8 b1[] = { 0 };
  61. struct i2c_msg msg[] = {
  62. { .addr = dev_addr, .flags = 0, .buf = b0, .len = 1 },
  63. { .addr = dev_addr, .flags = I2C_M_RD, .buf = b1, .len = 1 },
  64. };
  65. ret = i2c_transfer(priv->i2c, msg, 2);
  66. if (ret != 2) {
  67. dprintk(KERN_DEBUG "%s: error reg=0x%x, ret=%i\n",
  68. __func__, reg, ret);
  69. return -EIO;
  70. }
  71. *p_data = b1[0];
  72. if (debug >= 2)
  73. printk(KERN_DEBUG "%s: reg=0x%02X, data=0x%02X\n",
  74. __func__, reg, b1[0]);
  75. return 0;
  76. }
  77. static int max2165_mask_write_reg(struct max2165_priv *priv, u8 reg,
  78. u8 mask, u8 data)
  79. {
  80. int ret;
  81. u8 v;
  82. data &= mask;
  83. ret = max2165_read_reg(priv, reg, &v);
  84. if (ret != 0)
  85. return ret;
  86. v &= ~mask;
  87. v |= data;
  88. ret = max2165_write_reg(priv, reg, v);
  89. return ret;
  90. }
  91. static int max2165_read_rom_table(struct max2165_priv *priv)
  92. {
  93. u8 dat[3];
  94. int i;
  95. for (i = 0; i < 3; i++) {
  96. max2165_write_reg(priv, REG_ROM_TABLE_ADDR, i + 1);
  97. max2165_read_reg(priv, REG_ROM_TABLE_DATA, &dat[i]);
  98. }
  99. priv->tf_ntch_low_cfg = dat[0] >> 4;
  100. priv->tf_ntch_hi_cfg = dat[0] & 0x0F;
  101. priv->tf_balun_low_ref = dat[1] & 0x0F;
  102. priv->tf_balun_hi_ref = dat[1] >> 4;
  103. priv->bb_filter_7mhz_cfg = dat[2] & 0x0F;
  104. priv->bb_filter_8mhz_cfg = dat[2] >> 4;
  105. dprintk("tf_ntch_low_cfg = 0x%X\n", priv->tf_ntch_low_cfg);
  106. dprintk("tf_ntch_hi_cfg = 0x%X\n", priv->tf_ntch_hi_cfg);
  107. dprintk("tf_balun_low_ref = 0x%X\n", priv->tf_balun_low_ref);
  108. dprintk("tf_balun_hi_ref = 0x%X\n", priv->tf_balun_hi_ref);
  109. dprintk("bb_filter_7mhz_cfg = 0x%X\n", priv->bb_filter_7mhz_cfg);
  110. dprintk("bb_filter_8mhz_cfg = 0x%X\n", priv->bb_filter_8mhz_cfg);
  111. return 0;
  112. }
  113. static int max2165_set_osc(struct max2165_priv *priv, u8 osc /*MHz*/)
  114. {
  115. u8 v;
  116. v = (osc / 2);
  117. if (v == 2)
  118. v = 0x7;
  119. else
  120. v -= 8;
  121. max2165_mask_write_reg(priv, REG_PLL_CFG, 0x07, v);
  122. return 0;
  123. }
  124. static int max2165_set_bandwidth(struct max2165_priv *priv, u32 bw)
  125. {
  126. u8 val;
  127. if (bw == BANDWIDTH_8_MHZ)
  128. val = priv->bb_filter_8mhz_cfg;
  129. else
  130. val = priv->bb_filter_7mhz_cfg;
  131. max2165_mask_write_reg(priv, REG_BASEBAND_CTRL, 0xF0, val << 4);
  132. return 0;
  133. }
  134. int fixpt_div32(u32 dividend, u32 divisor, u32 *quotient, u32 *fraction)
  135. {
  136. u32 remainder;
  137. u32 q, f = 0;
  138. int i;
  139. if (0 == divisor)
  140. return -1;
  141. q = dividend / divisor;
  142. remainder = dividend - q * divisor;
  143. for (i = 0; i < 31; i++) {
  144. remainder <<= 1;
  145. if (remainder >= divisor) {
  146. f += 1;
  147. remainder -= divisor;
  148. }
  149. f <<= 1;
  150. }
  151. *quotient = q;
  152. *fraction = f;
  153. return 0;
  154. }
  155. static int max2165_set_rf(struct max2165_priv *priv, u32 freq)
  156. {
  157. u8 tf;
  158. u8 tf_ntch;
  159. u32 t;
  160. u32 quotient, fraction;
  161. /* Set PLL divider according to RF frequency */
  162. fixpt_div32(freq / 1000, priv->config->osc_clk * 1000,
  163. &quotient, &fraction);
  164. /* 20-bit fraction */
  165. fraction >>= 12;
  166. max2165_write_reg(priv, REG_NDIV_INT, quotient);
  167. max2165_mask_write_reg(priv, REG_NDIV_FRAC2, 0x0F, fraction >> 16);
  168. max2165_write_reg(priv, REG_NDIV_FRAC1, fraction >> 8);
  169. max2165_write_reg(priv, REG_NDIV_FRAC0, fraction);
  170. /* Norch Filter */
  171. tf_ntch = (freq < 725000000) ?
  172. priv->tf_ntch_low_cfg : priv->tf_ntch_hi_cfg;
  173. /* Tracking filter balun */
  174. t = priv->tf_balun_low_ref;
  175. t += (priv->tf_balun_hi_ref - priv->tf_balun_low_ref)
  176. * (freq / 1000 - 470000) / (780000 - 470000);
  177. tf = t;
  178. dprintk("tf = %X\n", tf);
  179. tf |= tf_ntch << 4;
  180. max2165_write_reg(priv, REG_TRACK_FILTER, tf);
  181. return 0;
  182. }
  183. static void max2165_debug_status(struct max2165_priv *priv)
  184. {
  185. u8 status, autotune;
  186. u8 auto_vco_success, auto_vco_active;
  187. u8 pll_locked;
  188. u8 dc_offset_low, dc_offset_hi;
  189. u8 signal_lv_over_threshold;
  190. u8 vco, vco_sub_band, adc;
  191. max2165_read_reg(priv, REG_STATUS, &status);
  192. max2165_read_reg(priv, REG_AUTOTUNE, &autotune);
  193. auto_vco_success = (status >> 6) & 0x01;
  194. auto_vco_active = (status >> 5) & 0x01;
  195. pll_locked = (status >> 4) & 0x01;
  196. dc_offset_low = (status >> 3) & 0x01;
  197. dc_offset_hi = (status >> 2) & 0x01;
  198. signal_lv_over_threshold = status & 0x01;
  199. vco = autotune >> 6;
  200. vco_sub_band = (autotune >> 3) & 0x7;
  201. adc = autotune & 0x7;
  202. dprintk("auto VCO active: %d, auto VCO success: %d\n",
  203. auto_vco_active, auto_vco_success);
  204. dprintk("PLL locked: %d\n", pll_locked);
  205. dprintk("DC offset low: %d, DC offset high: %d\n",
  206. dc_offset_low, dc_offset_hi);
  207. dprintk("Signal lvl over threshold: %d\n", signal_lv_over_threshold);
  208. dprintk("VCO: %d, VCO Sub-band: %d, ADC: %d\n", vco, vco_sub_band, adc);
  209. }
  210. static int max2165_set_params(struct dvb_frontend *fe,
  211. struct dvb_frontend_parameters *params)
  212. {
  213. struct max2165_priv *priv = fe->tuner_priv;
  214. int ret;
  215. dprintk("%s() frequency=%d (Hz)\n", __func__, params->frequency);
  216. if (fe->ops.info.type == FE_ATSC) {
  217. return -EINVAL;
  218. } else if (fe->ops.info.type == FE_OFDM) {
  219. dprintk("%s() OFDM\n", __func__);
  220. switch (params->u.ofdm.bandwidth) {
  221. case BANDWIDTH_6_MHZ:
  222. return -EINVAL;
  223. case BANDWIDTH_7_MHZ:
  224. case BANDWIDTH_8_MHZ:
  225. priv->frequency = params->frequency;
  226. priv->bandwidth = params->u.ofdm.bandwidth;
  227. break;
  228. default:
  229. printk(KERN_ERR "MAX2165 bandwidth not set!\n");
  230. return -EINVAL;
  231. }
  232. } else {
  233. printk(KERN_ERR "MAX2165 modulation type not supported!\n");
  234. return -EINVAL;
  235. }
  236. dprintk("%s() frequency=%d\n", __func__, priv->frequency);
  237. if (fe->ops.i2c_gate_ctrl)
  238. fe->ops.i2c_gate_ctrl(fe, 1);
  239. max2165_set_bandwidth(priv, priv->bandwidth);
  240. ret = max2165_set_rf(priv, priv->frequency);
  241. mdelay(50);
  242. max2165_debug_status(priv);
  243. if (fe->ops.i2c_gate_ctrl)
  244. fe->ops.i2c_gate_ctrl(fe, 0);
  245. if (ret != 0)
  246. return -EREMOTEIO;
  247. return 0;
  248. }
  249. static int max2165_get_frequency(struct dvb_frontend *fe, u32 *freq)
  250. {
  251. struct max2165_priv *priv = fe->tuner_priv;
  252. dprintk("%s()\n", __func__);
  253. *freq = priv->frequency;
  254. return 0;
  255. }
  256. static int max2165_get_bandwidth(struct dvb_frontend *fe, u32 *bw)
  257. {
  258. struct max2165_priv *priv = fe->tuner_priv;
  259. dprintk("%s()\n", __func__);
  260. *bw = priv->bandwidth;
  261. return 0;
  262. }
  263. static int max2165_get_status(struct dvb_frontend *fe, u32 *status)
  264. {
  265. struct max2165_priv *priv = fe->tuner_priv;
  266. u16 lock_status = 0;
  267. dprintk("%s()\n", __func__);
  268. if (fe->ops.i2c_gate_ctrl)
  269. fe->ops.i2c_gate_ctrl(fe, 1);
  270. max2165_debug_status(priv);
  271. *status = lock_status;
  272. if (fe->ops.i2c_gate_ctrl)
  273. fe->ops.i2c_gate_ctrl(fe, 0);
  274. return 0;
  275. }
  276. static int max2165_sleep(struct dvb_frontend *fe)
  277. {
  278. dprintk("%s()\n", __func__);
  279. return 0;
  280. }
  281. static int max2165_init(struct dvb_frontend *fe)
  282. {
  283. struct max2165_priv *priv = fe->tuner_priv;
  284. dprintk("%s()\n", __func__);
  285. if (fe->ops.i2c_gate_ctrl)
  286. fe->ops.i2c_gate_ctrl(fe, 1);
  287. /* Setup initial values */
  288. /* Fractional Mode on */
  289. max2165_write_reg(priv, REG_NDIV_FRAC2, 0x18);
  290. /* LNA on */
  291. max2165_write_reg(priv, REG_LNA, 0x01);
  292. max2165_write_reg(priv, REG_PLL_CFG, 0x7A);
  293. max2165_write_reg(priv, REG_TEST, 0x08);
  294. max2165_write_reg(priv, REG_SHUTDOWN, 0x40);
  295. max2165_write_reg(priv, REG_VCO_CTRL, 0x84);
  296. max2165_write_reg(priv, REG_BASEBAND_CTRL, 0xC3);
  297. max2165_write_reg(priv, REG_DC_OFFSET_CTRL, 0x75);
  298. max2165_write_reg(priv, REG_DC_OFFSET_DAC, 0x00);
  299. max2165_write_reg(priv, REG_ROM_TABLE_ADDR, 0x00);
  300. max2165_set_osc(priv, priv->config->osc_clk);
  301. max2165_read_rom_table(priv);
  302. max2165_set_bandwidth(priv, BANDWIDTH_8_MHZ);
  303. if (fe->ops.i2c_gate_ctrl)
  304. fe->ops.i2c_gate_ctrl(fe, 0);
  305. return 0;
  306. }
  307. static int max2165_release(struct dvb_frontend *fe)
  308. {
  309. struct max2165_priv *priv = fe->tuner_priv;
  310. dprintk("%s()\n", __func__);
  311. kfree(priv);
  312. fe->tuner_priv = NULL;
  313. return 0;
  314. }
  315. static const struct dvb_tuner_ops max2165_tuner_ops = {
  316. .info = {
  317. .name = "Maxim MAX2165",
  318. .frequency_min = 470000000,
  319. .frequency_max = 780000000,
  320. .frequency_step = 50000,
  321. },
  322. .release = max2165_release,
  323. .init = max2165_init,
  324. .sleep = max2165_sleep,
  325. .set_params = max2165_set_params,
  326. .set_analog_params = NULL,
  327. .get_frequency = max2165_get_frequency,
  328. .get_bandwidth = max2165_get_bandwidth,
  329. .get_status = max2165_get_status
  330. };
  331. struct dvb_frontend *max2165_attach(struct dvb_frontend *fe,
  332. struct i2c_adapter *i2c,
  333. struct max2165_config *cfg)
  334. {
  335. struct max2165_priv *priv = NULL;
  336. dprintk("%s(%d-%04x)\n", __func__,
  337. i2c ? i2c_adapter_id(i2c) : -1,
  338. cfg ? cfg->i2c_address : -1);
  339. priv = kzalloc(sizeof(struct max2165_priv), GFP_KERNEL);
  340. if (priv == NULL)
  341. return NULL;
  342. memcpy(&fe->ops.tuner_ops, &max2165_tuner_ops,
  343. sizeof(struct dvb_tuner_ops));
  344. priv->config = cfg;
  345. priv->i2c = i2c;
  346. fe->tuner_priv = priv;
  347. max2165_init(fe);
  348. max2165_debug_status(priv);
  349. return fe;
  350. }
  351. EXPORT_SYMBOL(max2165_attach);
  352. MODULE_AUTHOR("David T. L. Wong <davidtlwong@gmail.com>");
  353. MODULE_DESCRIPTION("Maxim MAX2165 silicon tuner driver");
  354. MODULE_LICENSE("GPL");