Home Explore Help
Register Sign In
phyus
/
linux-vybrid_public
8
0
Fork 0
Files Issues 0 Pull Requests 0 Wiki
Tree: 9fd453c981
Branches Tags
linux-vybrid_pu...
/
arch
/
arm
/
mach-s5pv210
/
include
/
mach
/
irqs.h

irqs.h 4.6 KB
History Raw

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146 
  1. /* linux/arch/arm/mach-s5pv210/include/mach/irqs.h
    2. 

  2.  *
    3. 

  3.  * Copyright (c) 2010 Samsung Electronics Co., Ltd.
    4. 

  4.  *		http://www.samsung.com/
    5. 

  5.  *
    6. 

  6.  * S5PV210 - IRQ definitions
    7. 

  7.  *
    8. 

  8.  * This program is free software; you can redistribute it and/or modify
    9. 

  9.  * it under the terms of the GNU General Public License version 2 as
    10. 

  10.  * published by the Free Software Foundation.
    11. 

  11. */
    12. 

  12. 

  13. #ifndef __ASM_ARCH_IRQS_H
    14. 

  14. #define __ASM_ARCH_IRQS_H __FILE__
    15. 

  15. 

  16. #include <plat/irqs.h>
    17. 

  17. 

  18. /* VIC0: System, DMA, Timer */
    19. 

  19. 

  20. #define IRQ_EINT0		S5P_IRQ_VIC0(0)
    21. 

  21. #define IRQ_EINT1		S5P_IRQ_VIC0(1)
    22. 

  22. #define IRQ_EINT2		S5P_IRQ_VIC0(2)
    23. 

  23. #define IRQ_EINT3		S5P_IRQ_VIC0(3)
    24. 

  24. #define IRQ_EINT4		S5P_IRQ_VIC0(4)
    25. 

  25. #define IRQ_EINT5		S5P_IRQ_VIC0(5)
    26. 

  26. #define IRQ_EINT6		S5P_IRQ_VIC0(6)
    27. 

  27. #define IRQ_EINT7		S5P_IRQ_VIC0(7)
    28. 

  28. #define IRQ_EINT8		S5P_IRQ_VIC0(8)
    29. 

  29. #define IRQ_EINT9		S5P_IRQ_VIC0(9)
    30. 

  30. #define IRQ_EINT10		S5P_IRQ_VIC0(10)
    31. 

  31. #define IRQ_EINT11		S5P_IRQ_VIC0(11)
    32. 

  32. #define IRQ_EINT12		S5P_IRQ_VIC0(12)
    33. 

  33. #define IRQ_EINT13		S5P_IRQ_VIC0(13)
    34. 

  34. #define IRQ_EINT14		S5P_IRQ_VIC0(14)
    35. 

  35. #define IRQ_EINT15		S5P_IRQ_VIC0(15)
    36. 

  36. #define IRQ_EINT16_31		S5P_IRQ_VIC0(16)
    37. 

  37. #define IRQ_BATF		S5P_IRQ_VIC0(17)
    38. 

  38. #define IRQ_MDMA		S5P_IRQ_VIC0(18)
    39. 

  39. #define IRQ_PDMA0		S5P_IRQ_VIC0(19)
    40. 

  40. #define IRQ_PDMA1		S5P_IRQ_VIC0(20)
    41. 

  41. #define IRQ_TIMER0_VIC		S5P_IRQ_VIC0(21)
    42. 

  42. #define IRQ_TIMER1_VIC		S5P_IRQ_VIC0(22)
    43. 

  43. #define IRQ_TIMER2_VIC		S5P_IRQ_VIC0(23)
    44. 

  44. #define IRQ_TIMER3_VIC		S5P_IRQ_VIC0(24)
    45. 

  45. #define IRQ_TIMER4_VIC		S5P_IRQ_VIC0(25)
    46. 

  46. #define IRQ_SYSTIMER		S5P_IRQ_VIC0(26)
    47. 

  47. #define IRQ_WDT			S5P_IRQ_VIC0(27)
    48. 

  48. #define IRQ_RTC_ALARM		S5P_IRQ_VIC0(28)
    49. 

  49. #define IRQ_RTC_TIC		S5P_IRQ_VIC0(29)
    50. 

  50. #define IRQ_GPIOINT		S5P_IRQ_VIC0(30)
    51. 

  51. #define IRQ_FIMC3		S5P_IRQ_VIC0(31)
    52. 

  52. 

  53. /* VIC1: ARM, Power, Memory, Connectivity, Storage */
    54. 

  54. 

  55. #define IRQ_CORTEX0		S5P_IRQ_VIC1(0)
    56. 

  56. #define IRQ_CORTEX1		S5P_IRQ_VIC1(1)
    57. 

  57. #define IRQ_CORTEX2		S5P_IRQ_VIC1(2)
    58. 

  58. #define IRQ_CORTEX3		S5P_IRQ_VIC1(3)
    59. 

  59. #define IRQ_CORTEX4		S5P_IRQ_VIC1(4)
    60. 

  60. #define IRQ_IEMAPC		S5P_IRQ_VIC1(5)
    61. 

  61. #define IRQ_IEMIEC		S5P_IRQ_VIC1(6)
    62. 

  62. #define IRQ_ONENAND		S5P_IRQ_VIC1(7)
    63. 

  63. #define IRQ_NFC			S5P_IRQ_VIC1(8)
    64. 

  64. #define IRQ_CFC			S5P_IRQ_VIC1(9)
    65. 

  65. #define IRQ_UART0		S5P_IRQ_VIC1(10)
    66. 

  66. #define IRQ_UART1		S5P_IRQ_VIC1(11)
    67. 

  67. #define IRQ_UART2		S5P_IRQ_VIC1(12)
    68. 

  68. #define IRQ_UART3		S5P_IRQ_VIC1(13)
    69. 

  69. #define IRQ_IIC			S5P_IRQ_VIC1(14)
    70. 

  70. #define IRQ_SPI0		S5P_IRQ_VIC1(15)
    71. 

  71. #define IRQ_SPI1		S5P_IRQ_VIC1(16)
    72. 

  72. #define IRQ_SPI2		S5P_IRQ_VIC1(17)
    73. 

  73. #define IRQ_IRDA		S5P_IRQ_VIC1(18)
    74. 

  74. #define IRQ_CAN0		S5P_IRQ_VIC1(19)
    75. 

  75. #define IRQ_CAN1		S5P_IRQ_VIC1(20)
    76. 

  76. #define IRQ_HSIRX		S5P_IRQ_VIC1(21)
    77. 

  77. #define IRQ_HSITX		S5P_IRQ_VIC1(22)
    78. 

  78. #define IRQ_UHOST		S5P_IRQ_VIC1(23)
    79. 

  79. #define IRQ_OTG			S5P_IRQ_VIC1(24)
    80. 

  80. #define IRQ_MSM			S5P_IRQ_VIC1(25)
    81. 

  81. #define IRQ_HSMMC0		S5P_IRQ_VIC1(26)
    82. 

  82. #define IRQ_HSMMC1		S5P_IRQ_VIC1(27)
    83. 

  83. #define IRQ_HSMMC2		S5P_IRQ_VIC1(28)
    84. 

  84. #define IRQ_MIPICSI		S5P_IRQ_VIC1(29)
    85. 

  85. #define IRQ_MIPIDSI		S5P_IRQ_VIC1(30)
    86. 

  86. #define IRQ_ONENAND_AUDI	S5P_IRQ_VIC1(31)
    87. 

  87. 

  88. /* VIC2: Multimedia, Audio, Security */
    89. 

  89. 

  90. #define IRQ_LCD0		S5P_IRQ_VIC2(0)
    91. 

  91. #define IRQ_LCD1		S5P_IRQ_VIC2(1)
    92. 

  92. #define IRQ_LCD2		S5P_IRQ_VIC2(2)
    93. 

  93. #define IRQ_LCD3		S5P_IRQ_VIC2(3)
    94. 

  94. #define IRQ_ROTATOR		S5P_IRQ_VIC2(4)
    95. 

  95. #define IRQ_FIMC0		S5P_IRQ_VIC2(5)
    96. 

  96. #define IRQ_FIMC1		S5P_IRQ_VIC2(6)
    97. 

  97. #define IRQ_FIMC2		S5P_IRQ_VIC2(7)
    98. 

  98. #define IRQ_JPEG		S5P_IRQ_VIC2(8)
    99. 

  99. #define IRQ_2D			S5P_IRQ_VIC2(9)
    100. 

  100. #define IRQ_3D			S5P_IRQ_VIC2(10)
    101. 

  101. #define IRQ_MIXER		S5P_IRQ_VIC2(11)
    102. 

  102. #define IRQ_HDMI		S5P_IRQ_VIC2(12)
    103. 

  103. #define IRQ_IIC1		S5P_IRQ_VIC2(13)
    104. 

  104. #define IRQ_MFC			S5P_IRQ_VIC2(14)
    105. 

  105. #define IRQ_TVENC		S5P_IRQ_VIC2(15)
    106. 

  106. #define IRQ_I2S0		S5P_IRQ_VIC2(16)
    107. 

  107. #define IRQ_I2S1		S5P_IRQ_VIC2(17)
    108. 

  108. #define IRQ_I2S2		S5P_IRQ_VIC2(18)
    109. 

  109. #define IRQ_AC97		S5P_IRQ_VIC2(19)
    110. 

  110. #define IRQ_PCM0		S5P_IRQ_VIC2(20)
    111. 

  111. #define IRQ_PCM1		S5P_IRQ_VIC2(21)
    112. 

  112. #define IRQ_SPDIF		S5P_IRQ_VIC2(22)
    113. 

  113. #define IRQ_ADC			S5P_IRQ_VIC2(23)
    114. 

  114. #define IRQ_PENDN		S5P_IRQ_VIC2(24)
    115. 

  115. #define IRQ_TC			IRQ_PENDN
    116. 

  116. #define IRQ_KEYPAD		S5P_IRQ_VIC2(25)
    117. 

  117. #define IRQ_CG			S5P_IRQ_VIC2(26)
    118. 

  118. #define IRQ_SEC			S5P_IRQ_VIC2(27)
    119. 

  119. #define IRQ_SECRX		S5P_IRQ_VIC2(28)
    120. 

  120. #define IRQ_SECTX		S5P_IRQ_VIC2(29)
    121. 

  121. #define IRQ_SDMIRQ		S5P_IRQ_VIC2(30)
    122. 

  122. #define IRQ_SDMFIQ		S5P_IRQ_VIC2(31)
    123. 

  123. 

  124. /* VIC3: Etc */
    125. 

  125. 

  126. #define IRQ_IPC			S5P_IRQ_VIC3(0)
    127. 

  127. #define IRQ_HOSTIF		S5P_IRQ_VIC3(1)
    128. 

  128. #define IRQ_MMC3		S5P_IRQ_VIC3(2)
    129. 

  129. #define IRQ_CEC			S5P_IRQ_VIC3(3)
    130. 

  130. #define IRQ_TSI			S5P_IRQ_VIC3(4)
    131. 

  131. #define IRQ_MDNIE0		S5P_IRQ_VIC3(5)
    132. 

  132. #define IRQ_MDNIE1		S5P_IRQ_VIC3(6)
    133. 

  133. #define IRQ_MDNIE2		S5P_IRQ_VIC3(7)
    134. 

  134. #define IRQ_MDNIE3		S5P_IRQ_VIC3(8)
    135. 

  135. #define IRQ_VIC_END		S5P_IRQ_VIC3(31)
    136. 

  136. 

  137. #define S5P_IRQ_EINT_BASE	(IRQ_VIC_END + 1)
    138. 

  138. 

  139. #define S5P_EINT(x)		((x) + S5P_IRQ_EINT_BASE)
    140. 

  140. #define IRQ_EINT(x)		S5P_EINT(x)
    141. 

  141. 

  142. /* Set the default NR_IRQS */
    143. 

  143. 

  144. #define NR_IRQS 		(IRQ_EINT(31) + 1)
    145. 

  145. 

  146. #endif /* ASM_ARCH_IRQS_H */
    147.