solos-pci.c 34 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182838485868788899091929394959697989910010110210310410510610710810911011111211311411511611711811912012112212312412512612712812913013113213313413513613713813914014114214314414514614714814915015115215315415515615715815916016116216316416516616716816917017117217317417517617717817918018118218318418518618718818919019119219319419519619719819920020120220320420520620720820921021121221321421521621721821922022122222322422522622722822923023123223323423523623723823924024124224324424524624724824925025125225325425525625725825926026126226326426526626726826927027127227327427527627727827928028128228328428528628728828929029129229329429529629729829930030130230330430530630730830931031131231331431531631731831932032132232332432532632732832933033133233333433533633733833934034134234334434534634734834935035135235335435535635735835936036136236336436536636736836937037137237337437537637737837938038138238338438538638738838939039139239339439539639739839940040140240340440540640740840941041141241341441541641741841942042142242342442542642742842943043143243343443543643743843944044144244344444544644744844945045145245345445545645745845946046146246346446546646746846947047147247347447547647747847948048148248348448548648748848949049149249349449549649749849950050150250350450550650750850951051151251351451551651751851952052152252352452552652752852953053153253353453553653753853954054154254354454554654754854955055155255355455555655755855956056156256356456556656756856957057157257357457557657757857958058158258358458558658758858959059159259359459559659759859960060160260360460560660760860961061161261361461561661761861962062162262362462562662762862963063163263363463563663763863964064164264364464564664764864965065165265365465565665765865966066166266366466566666766866967067167267367467567667767867968068168268368468568668768868969069169269369469569669769869970070170270370470570670770870971071171271371471571671771871972072172272372472572672772872973073173273373473573673773873974074174274374474574674774874975075175275375475575675775875976076176276376476576676776876977077177277377477577677777877978078178278378478578678778878979079179279379479579679779879980080180280380480580680780880981081181281381481581681781881982082182282382482582682782882983083183283383483583683783883984084184284384484584684784884985085185285385485585685785885986086186286386486586686786886987087187287387487587687787887988088188288388488588688788888989089189289389489589689789889990090190290390490590690790890991091191291391491591691791891992092192292392492592692792892993093193293393493593693793893994094194294394494594694794894995095195295395495595695795895996096196296396496596696796896997097197297397497597697797897998098198298398498598698798898999099199299399499599699799899910001001100210031004100510061007100810091010101110121013101410151016101710181019102010211022102310241025102610271028102910301031103210331034103510361037103810391040104110421043104410451046104710481049105010511052105310541055105610571058105910601061106210631064106510661067106810691070107110721073107410751076107710781079108010811082108310841085108610871088108910901091109210931094109510961097109810991100110111021103110411051106110711081109111011111112111311141115111611171118111911201121112211231124112511261127112811291130113111321133113411351136113711381139114011411142114311441145114611471148114911501151115211531154115511561157115811591160116111621163116411651166116711681169117011711172117311741175117611771178117911801181118211831184118511861187118811891190119111921193119411951196119711981199120012011202120312041205120612071208120912101211121212131214121512161217121812191220122112221223122412251226122712281229123012311232123312341235123612371238123912401241124212431244124512461247124812491250125112521253125412551256125712581259126012611262126312641265126612671268126912701271127212731274127512761277127812791280128112821283128412851286128712881289129012911292129312941295129612971298129913001301130213031304130513061307130813091310131113121313131413151316131713181319132013211322132313241325132613271328132913301331133213331334133513361337133813391340134113421343134413451346134713481349135013511352135313541355
  1. /*
  2. * Driver for the Solos PCI ADSL2+ card, designed to support Linux by
  3. * Traverse Technologies -- http://www.traverse.com.au/
  4. * Xrio Limited -- http://www.xrio.com/
  5. *
  6. *
  7. * Copyright © 2008 Traverse Technologies
  8. * Copyright © 2008 Intel Corporation
  9. *
  10. * Authors: Nathan Williams <nathan@traverse.com.au>
  11. * David Woodhouse <dwmw2@infradead.org>
  12. * Treker Chen <treker@xrio.com>
  13. *
  14. * This program is free software; you can redistribute it and/or
  15. * modify it under the terms of the GNU General Public License
  16. * version 2, as published by the Free Software Foundation.
  17. *
  18. * This program is distributed in the hope that it will be useful,
  19. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  20. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  21. * GNU General Public License for more details.
  22. */
  23. #define DEBUG
  24. #define VERBOSE_DEBUG
  25. #include <linux/interrupt.h>
  26. #include <linux/module.h>
  27. #include <linux/kernel.h>
  28. #include <linux/errno.h>
  29. #include <linux/ioport.h>
  30. #include <linux/types.h>
  31. #include <linux/pci.h>
  32. #include <linux/atm.h>
  33. #include <linux/atmdev.h>
  34. #include <linux/skbuff.h>
  35. #include <linux/sysfs.h>
  36. #include <linux/device.h>
  37. #include <linux/kobject.h>
  38. #include <linux/firmware.h>
  39. #include <linux/ctype.h>
  40. #include <linux/swab.h>
  41. #define VERSION "0.07"
  42. #define PTAG "solos-pci"
  43. #define CONFIG_RAM_SIZE 128
  44. #define FLAGS_ADDR 0x7C
  45. #define IRQ_EN_ADDR 0x78
  46. #define FPGA_VER 0x74
  47. #define IRQ_CLEAR 0x70
  48. #define WRITE_FLASH 0x6C
  49. #define PORTS 0x68
  50. #define FLASH_BLOCK 0x64
  51. #define FLASH_BUSY 0x60
  52. #define FPGA_MODE 0x5C
  53. #define FLASH_MODE 0x58
  54. #define TX_DMA_ADDR(port) (0x40 + (4 * (port)))
  55. #define RX_DMA_ADDR(port) (0x30 + (4 * (port)))
  56. #define DATA_RAM_SIZE 32768
  57. #define BUF_SIZE 2048
  58. #define OLD_BUF_SIZE 4096 /* For FPGA versions <= 2*/
  59. #define FPGA_PAGE 528 /* FPGA flash page size*/
  60. #define SOLOS_PAGE 512 /* Solos flash page size*/
  61. #define FPGA_BLOCK (FPGA_PAGE * 8) /* FPGA flash block size*/
  62. #define SOLOS_BLOCK (SOLOS_PAGE * 8) /* Solos flash block size*/
  63. #define RX_BUF(card, nr) ((card->buffers) + (nr)*(card->buffer_size)*2)
  64. #define TX_BUF(card, nr) ((card->buffers) + (nr)*(card->buffer_size)*2 + (card->buffer_size))
  65. #define FLASH_BUF ((card->buffers) + 4*(card->buffer_size)*2)
  66. #define RX_DMA_SIZE 2048
  67. #define FPGA_VERSION(a,b) (((a) << 8) + (b))
  68. #define LEGACY_BUFFERS 2
  69. #define DMA_SUPPORTED 4
  70. static int reset = 0;
  71. static int atmdebug = 0;
  72. static int firmware_upgrade = 0;
  73. static int fpga_upgrade = 0;
  74. static int db_firmware_upgrade = 0;
  75. static int db_fpga_upgrade = 0;
  76. struct pkt_hdr {
  77. __le16 size;
  78. __le16 vpi;
  79. __le16 vci;
  80. __le16 type;
  81. };
  82. struct solos_skb_cb {
  83. struct atm_vcc *vcc;
  84. uint32_t dma_addr;
  85. };
  86. #define SKB_CB(skb) ((struct solos_skb_cb *)skb->cb)
  87. #define PKT_DATA 0
  88. #define PKT_COMMAND 1
  89. #define PKT_POPEN 3
  90. #define PKT_PCLOSE 4
  91. #define PKT_STATUS 5
  92. struct solos_card {
  93. void __iomem *config_regs;
  94. void __iomem *buffers;
  95. int nr_ports;
  96. int tx_mask;
  97. struct pci_dev *dev;
  98. struct atm_dev *atmdev[4];
  99. struct tasklet_struct tlet;
  100. spinlock_t tx_lock;
  101. spinlock_t tx_queue_lock;
  102. spinlock_t cli_queue_lock;
  103. spinlock_t param_queue_lock;
  104. struct list_head param_queue;
  105. struct sk_buff_head tx_queue[4];
  106. struct sk_buff_head cli_queue[4];
  107. struct sk_buff *tx_skb[4];
  108. struct sk_buff *rx_skb[4];
  109. wait_queue_head_t param_wq;
  110. wait_queue_head_t fw_wq;
  111. int using_dma;
  112. int fpga_version;
  113. int buffer_size;
  114. };
  115. struct solos_param {
  116. struct list_head list;
  117. pid_t pid;
  118. int port;
  119. struct sk_buff *response;
  120. };
  121. #define SOLOS_CHAN(atmdev) ((int)(unsigned long)(atmdev)->phy_data)
  122. MODULE_AUTHOR("Traverse Technologies <support@traverse.com.au>");
  123. MODULE_DESCRIPTION("Solos PCI driver");
  124. MODULE_VERSION(VERSION);
  125. MODULE_LICENSE("GPL");
  126. MODULE_FIRMWARE("solos-FPGA.bin");
  127. MODULE_FIRMWARE("solos-Firmware.bin");
  128. MODULE_FIRMWARE("solos-db-FPGA.bin");
  129. MODULE_PARM_DESC(reset, "Reset Solos chips on startup");
  130. MODULE_PARM_DESC(atmdebug, "Print ATM data");
  131. MODULE_PARM_DESC(firmware_upgrade, "Initiate Solos firmware upgrade");
  132. MODULE_PARM_DESC(fpga_upgrade, "Initiate FPGA upgrade");
  133. MODULE_PARM_DESC(db_firmware_upgrade, "Initiate daughter board Solos firmware upgrade");
  134. MODULE_PARM_DESC(db_fpga_upgrade, "Initiate daughter board FPGA upgrade");
  135. module_param(reset, int, 0444);
  136. module_param(atmdebug, int, 0644);
  137. module_param(firmware_upgrade, int, 0444);
  138. module_param(fpga_upgrade, int, 0444);
  139. module_param(db_firmware_upgrade, int, 0444);
  140. module_param(db_fpga_upgrade, int, 0444);
  141. static void fpga_queue(struct solos_card *card, int port, struct sk_buff *skb,
  142. struct atm_vcc *vcc);
  143. static uint32_t fpga_tx(struct solos_card *);
  144. static irqreturn_t solos_irq(int irq, void *dev_id);
  145. static struct atm_vcc* find_vcc(struct atm_dev *dev, short vpi, int vci);
  146. static int list_vccs(int vci);
  147. static void release_vccs(struct atm_dev *dev);
  148. static int atm_init(struct solos_card *);
  149. static void atm_remove(struct solos_card *);
  150. static int send_command(struct solos_card *card, int dev, const char *buf, size_t size);
  151. static void solos_bh(unsigned long);
  152. static int print_buffer(struct sk_buff *buf);
  153. static inline void solos_pop(struct atm_vcc *vcc, struct sk_buff *skb)
  154. {
  155. if (vcc->pop)
  156. vcc->pop(vcc, skb);
  157. else
  158. dev_kfree_skb_any(skb);
  159. }
  160. static ssize_t solos_param_show(struct device *dev, struct device_attribute *attr,
  161. char *buf)
  162. {
  163. struct atm_dev *atmdev = container_of(dev, struct atm_dev, class_dev);
  164. struct solos_card *card = atmdev->dev_data;
  165. struct solos_param prm;
  166. struct sk_buff *skb;
  167. struct pkt_hdr *header;
  168. int buflen;
  169. buflen = strlen(attr->attr.name) + 10;
  170. skb = alloc_skb(sizeof(*header) + buflen, GFP_KERNEL);
  171. if (!skb) {
  172. dev_warn(&card->dev->dev, "Failed to allocate sk_buff in solos_param_show()\n");
  173. return -ENOMEM;
  174. }
  175. header = (void *)skb_put(skb, sizeof(*header));
  176. buflen = snprintf((void *)&header[1], buflen - 1,
  177. "L%05d\n%s\n", current->pid, attr->attr.name);
  178. skb_put(skb, buflen);
  179. header->size = cpu_to_le16(buflen);
  180. header->vpi = cpu_to_le16(0);
  181. header->vci = cpu_to_le16(0);
  182. header->type = cpu_to_le16(PKT_COMMAND);
  183. prm.pid = current->pid;
  184. prm.response = NULL;
  185. prm.port = SOLOS_CHAN(atmdev);
  186. spin_lock_irq(&card->param_queue_lock);
  187. list_add(&prm.list, &card->param_queue);
  188. spin_unlock_irq(&card->param_queue_lock);
  189. fpga_queue(card, prm.port, skb, NULL);
  190. wait_event_timeout(card->param_wq, prm.response, 5 * HZ);
  191. spin_lock_irq(&card->param_queue_lock);
  192. list_del(&prm.list);
  193. spin_unlock_irq(&card->param_queue_lock);
  194. if (!prm.response)
  195. return -EIO;
  196. buflen = prm.response->len;
  197. memcpy(buf, prm.response->data, buflen);
  198. kfree_skb(prm.response);
  199. return buflen;
  200. }
  201. static ssize_t solos_param_store(struct device *dev, struct device_attribute *attr,
  202. const char *buf, size_t count)
  203. {
  204. struct atm_dev *atmdev = container_of(dev, struct atm_dev, class_dev);
  205. struct solos_card *card = atmdev->dev_data;
  206. struct solos_param prm;
  207. struct sk_buff *skb;
  208. struct pkt_hdr *header;
  209. int buflen;
  210. ssize_t ret;
  211. buflen = strlen(attr->attr.name) + 11 + count;
  212. skb = alloc_skb(sizeof(*header) + buflen, GFP_KERNEL);
  213. if (!skb) {
  214. dev_warn(&card->dev->dev, "Failed to allocate sk_buff in solos_param_store()\n");
  215. return -ENOMEM;
  216. }
  217. header = (void *)skb_put(skb, sizeof(*header));
  218. buflen = snprintf((void *)&header[1], buflen - 1,
  219. "L%05d\n%s\n%s\n", current->pid, attr->attr.name, buf);
  220. skb_put(skb, buflen);
  221. header->size = cpu_to_le16(buflen);
  222. header->vpi = cpu_to_le16(0);
  223. header->vci = cpu_to_le16(0);
  224. header->type = cpu_to_le16(PKT_COMMAND);
  225. prm.pid = current->pid;
  226. prm.response = NULL;
  227. prm.port = SOLOS_CHAN(atmdev);
  228. spin_lock_irq(&card->param_queue_lock);
  229. list_add(&prm.list, &card->param_queue);
  230. spin_unlock_irq(&card->param_queue_lock);
  231. fpga_queue(card, prm.port, skb, NULL);
  232. wait_event_timeout(card->param_wq, prm.response, 5 * HZ);
  233. spin_lock_irq(&card->param_queue_lock);
  234. list_del(&prm.list);
  235. spin_unlock_irq(&card->param_queue_lock);
  236. skb = prm.response;
  237. if (!skb)
  238. return -EIO;
  239. buflen = skb->len;
  240. /* Sometimes it has a newline, sometimes it doesn't. */
  241. if (skb->data[buflen - 1] == '\n')
  242. buflen--;
  243. if (buflen == 2 && !strncmp(skb->data, "OK", 2))
  244. ret = count;
  245. else if (buflen == 5 && !strncmp(skb->data, "ERROR", 5))
  246. ret = -EIO;
  247. else {
  248. /* We know we have enough space allocated for this; we allocated
  249. it ourselves */
  250. skb->data[buflen] = 0;
  251. dev_warn(&card->dev->dev, "Unexpected parameter response: '%s'\n",
  252. skb->data);
  253. ret = -EIO;
  254. }
  255. kfree_skb(skb);
  256. return ret;
  257. }
  258. static char *next_string(struct sk_buff *skb)
  259. {
  260. int i = 0;
  261. char *this = skb->data;
  262. for (i = 0; i < skb->len; i++) {
  263. if (this[i] == '\n') {
  264. this[i] = 0;
  265. skb_pull(skb, i + 1);
  266. return this;
  267. }
  268. if (!isprint(this[i]))
  269. return NULL;
  270. }
  271. return NULL;
  272. }
  273. /*
  274. * Status packet has fields separated by \n, starting with a version number
  275. * for the information therein. Fields are....
  276. *
  277. * packet version
  278. * RxBitRate (version >= 1)
  279. * TxBitRate (version >= 1)
  280. * State (version >= 1)
  281. * LocalSNRMargin (version >= 1)
  282. * LocalLineAttn (version >= 1)
  283. */
  284. static int process_status(struct solos_card *card, int port, struct sk_buff *skb)
  285. {
  286. char *str, *end, *state_str, *snr, *attn;
  287. int ver, rate_up, rate_down;
  288. if (!card->atmdev[port])
  289. return -ENODEV;
  290. str = next_string(skb);
  291. if (!str)
  292. return -EIO;
  293. ver = simple_strtol(str, NULL, 10);
  294. if (ver < 1) {
  295. dev_warn(&card->dev->dev, "Unexpected status interrupt version %d\n",
  296. ver);
  297. return -EIO;
  298. }
  299. str = next_string(skb);
  300. if (!str)
  301. return -EIO;
  302. if (!strcmp(str, "ERROR")) {
  303. dev_dbg(&card->dev->dev, "Status packet indicated Solos error on port %d (starting up?)\n",
  304. port);
  305. return 0;
  306. }
  307. rate_down = simple_strtol(str, &end, 10);
  308. if (*end)
  309. return -EIO;
  310. str = next_string(skb);
  311. if (!str)
  312. return -EIO;
  313. rate_up = simple_strtol(str, &end, 10);
  314. if (*end)
  315. return -EIO;
  316. state_str = next_string(skb);
  317. if (!state_str)
  318. return -EIO;
  319. /* Anything but 'Showtime' is down */
  320. if (strcmp(state_str, "Showtime")) {
  321. card->atmdev[port]->signal = ATM_PHY_SIG_LOST;
  322. release_vccs(card->atmdev[port]);
  323. dev_info(&card->dev->dev, "Port %d: %s\n", port, state_str);
  324. return 0;
  325. }
  326. snr = next_string(skb);
  327. if (!snr)
  328. return -EIO;
  329. attn = next_string(skb);
  330. if (!attn)
  331. return -EIO;
  332. dev_info(&card->dev->dev, "Port %d: %s @%d/%d kb/s%s%s%s%s\n",
  333. port, state_str, rate_down/1000, rate_up/1000,
  334. snr[0]?", SNR ":"", snr, attn[0]?", Attn ":"", attn);
  335. card->atmdev[port]->link_rate = rate_down / 424;
  336. card->atmdev[port]->signal = ATM_PHY_SIG_FOUND;
  337. return 0;
  338. }
  339. static int process_command(struct solos_card *card, int port, struct sk_buff *skb)
  340. {
  341. struct solos_param *prm;
  342. unsigned long flags;
  343. int cmdpid;
  344. int found = 0;
  345. if (skb->len < 7)
  346. return 0;
  347. if (skb->data[0] != 'L' || !isdigit(skb->data[1]) ||
  348. !isdigit(skb->data[2]) || !isdigit(skb->data[3]) ||
  349. !isdigit(skb->data[4]) || !isdigit(skb->data[5]) ||
  350. skb->data[6] != '\n')
  351. return 0;
  352. cmdpid = simple_strtol(&skb->data[1], NULL, 10);
  353. spin_lock_irqsave(&card->param_queue_lock, flags);
  354. list_for_each_entry(prm, &card->param_queue, list) {
  355. if (prm->port == port && prm->pid == cmdpid) {
  356. prm->response = skb;
  357. skb_pull(skb, 7);
  358. wake_up(&card->param_wq);
  359. found = 1;
  360. break;
  361. }
  362. }
  363. spin_unlock_irqrestore(&card->param_queue_lock, flags);
  364. return found;
  365. }
  366. static ssize_t console_show(struct device *dev, struct device_attribute *attr,
  367. char *buf)
  368. {
  369. struct atm_dev *atmdev = container_of(dev, struct atm_dev, class_dev);
  370. struct solos_card *card = atmdev->dev_data;
  371. struct sk_buff *skb;
  372. spin_lock(&card->cli_queue_lock);
  373. skb = skb_dequeue(&card->cli_queue[SOLOS_CHAN(atmdev)]);
  374. spin_unlock(&card->cli_queue_lock);
  375. if(skb == NULL)
  376. return sprintf(buf, "No data.\n");
  377. memcpy(buf, skb->data, skb->len);
  378. dev_dbg(&card->dev->dev, "len: %d\n", skb->len);
  379. kfree_skb(skb);
  380. return skb->len;
  381. }
  382. static int send_command(struct solos_card *card, int dev, const char *buf, size_t size)
  383. {
  384. struct sk_buff *skb;
  385. struct pkt_hdr *header;
  386. if (size > (BUF_SIZE - sizeof(*header))) {
  387. dev_dbg(&card->dev->dev, "Command is too big. Dropping request\n");
  388. return 0;
  389. }
  390. skb = alloc_skb(size + sizeof(*header), GFP_ATOMIC);
  391. if (!skb) {
  392. dev_warn(&card->dev->dev, "Failed to allocate sk_buff in send_command()\n");
  393. return 0;
  394. }
  395. header = (void *)skb_put(skb, sizeof(*header));
  396. header->size = cpu_to_le16(size);
  397. header->vpi = cpu_to_le16(0);
  398. header->vci = cpu_to_le16(0);
  399. header->type = cpu_to_le16(PKT_COMMAND);
  400. memcpy(skb_put(skb, size), buf, size);
  401. fpga_queue(card, dev, skb, NULL);
  402. return 0;
  403. }
  404. static ssize_t console_store(struct device *dev, struct device_attribute *attr,
  405. const char *buf, size_t count)
  406. {
  407. struct atm_dev *atmdev = container_of(dev, struct atm_dev, class_dev);
  408. struct solos_card *card = atmdev->dev_data;
  409. int err;
  410. err = send_command(card, SOLOS_CHAN(atmdev), buf, count);
  411. return err?:count;
  412. }
  413. static DEVICE_ATTR(console, 0644, console_show, console_store);
  414. #define SOLOS_ATTR_RO(x) static DEVICE_ATTR(x, 0444, solos_param_show, NULL);
  415. #define SOLOS_ATTR_RW(x) static DEVICE_ATTR(x, 0644, solos_param_show, solos_param_store);
  416. #include "solos-attrlist.c"
  417. #undef SOLOS_ATTR_RO
  418. #undef SOLOS_ATTR_RW
  419. #define SOLOS_ATTR_RO(x) &dev_attr_##x.attr,
  420. #define SOLOS_ATTR_RW(x) &dev_attr_##x.attr,
  421. static struct attribute *solos_attrs[] = {
  422. #include "solos-attrlist.c"
  423. NULL
  424. };
  425. static struct attribute_group solos_attr_group = {
  426. .attrs = solos_attrs,
  427. .name = "parameters",
  428. };
  429. static int flash_upgrade(struct solos_card *card, int chip)
  430. {
  431. const struct firmware *fw;
  432. const char *fw_name;
  433. uint32_t data32 = 0;
  434. int blocksize = 0;
  435. int numblocks = 0;
  436. int offset;
  437. if (chip == 0) {
  438. fw_name = "solos-FPGA.bin";
  439. blocksize = FPGA_BLOCK;
  440. }
  441. if (chip == 1) {
  442. fw_name = "solos-Firmware.bin";
  443. blocksize = SOLOS_BLOCK;
  444. }
  445. if (chip == 2){
  446. if (card->fpga_version > LEGACY_BUFFERS){
  447. fw_name = "solos-db-FPGA.bin";
  448. blocksize = FPGA_BLOCK;
  449. } else {
  450. dev_info(&card->dev->dev, "FPGA version doesn't support daughter board upgrades\n");
  451. return -EPERM;
  452. }
  453. }
  454. if (chip == 3){
  455. if (card->fpga_version > LEGACY_BUFFERS){
  456. fw_name = "solos-Firmware.bin";
  457. blocksize = SOLOS_BLOCK;
  458. } else {
  459. dev_info(&card->dev->dev, "FPGA version doesn't support daughter board upgrades\n");
  460. return -EPERM;
  461. }
  462. }
  463. if (request_firmware(&fw, fw_name, &card->dev->dev))
  464. return -ENOENT;
  465. dev_info(&card->dev->dev, "Flash upgrade starting\n");
  466. numblocks = fw->size / blocksize;
  467. dev_info(&card->dev->dev, "Firmware size: %zd\n", fw->size);
  468. dev_info(&card->dev->dev, "Number of blocks: %d\n", numblocks);
  469. dev_info(&card->dev->dev, "Changing FPGA to Update mode\n");
  470. iowrite32(1, card->config_regs + FPGA_MODE);
  471. data32 = ioread32(card->config_regs + FPGA_MODE);
  472. /* Set mode to Chip Erase */
  473. if(chip == 0 || chip == 2)
  474. dev_info(&card->dev->dev, "Set FPGA Flash mode to FPGA Chip Erase\n");
  475. if(chip == 1 || chip == 3)
  476. dev_info(&card->dev->dev, "Set FPGA Flash mode to Solos Chip Erase\n");
  477. iowrite32((chip * 2), card->config_regs + FLASH_MODE);
  478. iowrite32(1, card->config_regs + WRITE_FLASH);
  479. wait_event(card->fw_wq, !ioread32(card->config_regs + FLASH_BUSY));
  480. for (offset = 0; offset < fw->size; offset += blocksize) {
  481. int i;
  482. /* Clear write flag */
  483. iowrite32(0, card->config_regs + WRITE_FLASH);
  484. /* Set mode to Block Write */
  485. /* dev_info(&card->dev->dev, "Set FPGA Flash mode to Block Write\n"); */
  486. iowrite32(((chip * 2) + 1), card->config_regs + FLASH_MODE);
  487. /* Copy block to buffer, swapping each 16 bits */
  488. for(i = 0; i < blocksize; i += 4) {
  489. uint32_t word = swahb32p((uint32_t *)(fw->data + offset + i));
  490. if(card->fpga_version > LEGACY_BUFFERS)
  491. iowrite32(word, FLASH_BUF + i);
  492. else
  493. iowrite32(word, RX_BUF(card, 3) + i);
  494. }
  495. /* Specify block number and then trigger flash write */
  496. iowrite32(offset / blocksize, card->config_regs + FLASH_BLOCK);
  497. iowrite32(1, card->config_regs + WRITE_FLASH);
  498. wait_event(card->fw_wq, !ioread32(card->config_regs + FLASH_BUSY));
  499. }
  500. release_firmware(fw);
  501. iowrite32(0, card->config_regs + WRITE_FLASH);
  502. iowrite32(0, card->config_regs + FPGA_MODE);
  503. iowrite32(0, card->config_regs + FLASH_MODE);
  504. dev_info(&card->dev->dev, "Returning FPGA to Data mode\n");
  505. return 0;
  506. }
  507. static irqreturn_t solos_irq(int irq, void *dev_id)
  508. {
  509. struct solos_card *card = dev_id;
  510. int handled = 1;
  511. iowrite32(0, card->config_regs + IRQ_CLEAR);
  512. /* If we're up and running, just kick the tasklet to process TX/RX */
  513. if (card->atmdev[0])
  514. tasklet_schedule(&card->tlet);
  515. else
  516. wake_up(&card->fw_wq);
  517. return IRQ_RETVAL(handled);
  518. }
  519. void solos_bh(unsigned long card_arg)
  520. {
  521. struct solos_card *card = (void *)card_arg;
  522. uint32_t card_flags;
  523. uint32_t rx_done = 0;
  524. int port;
  525. /*
  526. * Since fpga_tx() is going to need to read the flags under its lock,
  527. * it can return them to us so that we don't have to hit PCI MMIO
  528. * again for the same information
  529. */
  530. card_flags = fpga_tx(card);
  531. for (port = 0; port < card->nr_ports; port++) {
  532. if (card_flags & (0x10 << port)) {
  533. struct pkt_hdr _hdr, *header;
  534. struct sk_buff *skb;
  535. struct atm_vcc *vcc;
  536. int size;
  537. if (card->using_dma) {
  538. skb = card->rx_skb[port];
  539. card->rx_skb[port] = NULL;
  540. pci_unmap_single(card->dev, SKB_CB(skb)->dma_addr,
  541. RX_DMA_SIZE, PCI_DMA_FROMDEVICE);
  542. header = (void *)skb->data;
  543. size = le16_to_cpu(header->size);
  544. skb_put(skb, size + sizeof(*header));
  545. skb_pull(skb, sizeof(*header));
  546. } else {
  547. header = &_hdr;
  548. rx_done |= 0x10 << port;
  549. memcpy_fromio(header, RX_BUF(card, port), sizeof(*header));
  550. size = le16_to_cpu(header->size);
  551. if (size > (card->buffer_size - sizeof(*header))){
  552. dev_warn(&card->dev->dev, "Invalid buffer size\n");
  553. continue;
  554. }
  555. skb = alloc_skb(size + 1, GFP_ATOMIC);
  556. if (!skb) {
  557. if (net_ratelimit())
  558. dev_warn(&card->dev->dev, "Failed to allocate sk_buff for RX\n");
  559. continue;
  560. }
  561. memcpy_fromio(skb_put(skb, size),
  562. RX_BUF(card, port) + sizeof(*header),
  563. size);
  564. }
  565. if (atmdebug) {
  566. dev_info(&card->dev->dev, "Received: device %d\n", port);
  567. dev_info(&card->dev->dev, "size: %d VPI: %d VCI: %d\n",
  568. size, le16_to_cpu(header->vpi),
  569. le16_to_cpu(header->vci));
  570. print_buffer(skb);
  571. }
  572. switch (le16_to_cpu(header->type)) {
  573. case PKT_DATA:
  574. vcc = find_vcc(card->atmdev[port], le16_to_cpu(header->vpi),
  575. le16_to_cpu(header->vci));
  576. if (!vcc) {
  577. if (net_ratelimit())
  578. dev_warn(&card->dev->dev, "Received packet for unknown VCI.VPI %d.%d on port %d\n",
  579. le16_to_cpu(header->vci), le16_to_cpu(header->vpi),
  580. port);
  581. continue;
  582. }
  583. atm_charge(vcc, skb->truesize);
  584. vcc->push(vcc, skb);
  585. atomic_inc(&vcc->stats->rx);
  586. break;
  587. case PKT_STATUS:
  588. if (process_status(card, port, skb) &&
  589. net_ratelimit()) {
  590. dev_warn(&card->dev->dev, "Bad status packet of %d bytes on port %d:\n", skb->len, port);
  591. print_buffer(skb);
  592. }
  593. dev_kfree_skb_any(skb);
  594. break;
  595. case PKT_COMMAND:
  596. default: /* FIXME: Not really, surely? */
  597. if (process_command(card, port, skb))
  598. break;
  599. spin_lock(&card->cli_queue_lock);
  600. if (skb_queue_len(&card->cli_queue[port]) > 10) {
  601. if (net_ratelimit())
  602. dev_warn(&card->dev->dev, "Dropping console response on port %d\n",
  603. port);
  604. dev_kfree_skb_any(skb);
  605. } else
  606. skb_queue_tail(&card->cli_queue[port], skb);
  607. spin_unlock(&card->cli_queue_lock);
  608. break;
  609. }
  610. }
  611. /* Allocate RX skbs for any ports which need them */
  612. if (card->using_dma && card->atmdev[port] &&
  613. !card->rx_skb[port]) {
  614. struct sk_buff *skb = alloc_skb(RX_DMA_SIZE, GFP_ATOMIC);
  615. if (skb) {
  616. SKB_CB(skb)->dma_addr =
  617. pci_map_single(card->dev, skb->data,
  618. RX_DMA_SIZE, PCI_DMA_FROMDEVICE);
  619. iowrite32(SKB_CB(skb)->dma_addr,
  620. card->config_regs + RX_DMA_ADDR(port));
  621. card->rx_skb[port] = skb;
  622. } else {
  623. if (net_ratelimit())
  624. dev_warn(&card->dev->dev, "Failed to allocate RX skb");
  625. /* We'll have to try again later */
  626. tasklet_schedule(&card->tlet);
  627. }
  628. }
  629. }
  630. if (rx_done)
  631. iowrite32(rx_done, card->config_regs + FLAGS_ADDR);
  632. return;
  633. }
  634. static struct atm_vcc *find_vcc(struct atm_dev *dev, short vpi, int vci)
  635. {
  636. struct hlist_head *head;
  637. struct atm_vcc *vcc = NULL;
  638. struct hlist_node *node;
  639. struct sock *s;
  640. read_lock(&vcc_sklist_lock);
  641. head = &vcc_hash[vci & (VCC_HTABLE_SIZE -1)];
  642. sk_for_each(s, node, head) {
  643. vcc = atm_sk(s);
  644. if (vcc->dev == dev && vcc->vci == vci &&
  645. vcc->vpi == vpi && vcc->qos.rxtp.traffic_class != ATM_NONE)
  646. goto out;
  647. }
  648. vcc = NULL;
  649. out:
  650. read_unlock(&vcc_sklist_lock);
  651. return vcc;
  652. }
  653. static int list_vccs(int vci)
  654. {
  655. struct hlist_head *head;
  656. struct atm_vcc *vcc;
  657. struct hlist_node *node;
  658. struct sock *s;
  659. int num_found = 0;
  660. int i;
  661. read_lock(&vcc_sklist_lock);
  662. if (vci != 0){
  663. head = &vcc_hash[vci & (VCC_HTABLE_SIZE -1)];
  664. sk_for_each(s, node, head) {
  665. num_found ++;
  666. vcc = atm_sk(s);
  667. printk(KERN_DEBUG "Device: %d Vpi: %d Vci: %d\n",
  668. vcc->dev->number,
  669. vcc->vpi,
  670. vcc->vci);
  671. }
  672. } else {
  673. for(i = 0; i < VCC_HTABLE_SIZE; i++){
  674. head = &vcc_hash[i];
  675. sk_for_each(s, node, head) {
  676. num_found ++;
  677. vcc = atm_sk(s);
  678. printk(KERN_DEBUG "Device: %d Vpi: %d Vci: %d\n",
  679. vcc->dev->number,
  680. vcc->vpi,
  681. vcc->vci);
  682. }
  683. }
  684. }
  685. read_unlock(&vcc_sklist_lock);
  686. return num_found;
  687. }
  688. static void release_vccs(struct atm_dev *dev)
  689. {
  690. int i;
  691. write_lock_irq(&vcc_sklist_lock);
  692. for (i = 0; i < VCC_HTABLE_SIZE; i++) {
  693. struct hlist_head *head = &vcc_hash[i];
  694. struct hlist_node *node, *tmp;
  695. struct sock *s;
  696. struct atm_vcc *vcc;
  697. sk_for_each_safe(s, node, tmp, head) {
  698. vcc = atm_sk(s);
  699. if (vcc->dev == dev) {
  700. vcc_release_async(vcc, -EPIPE);
  701. sk_del_node_init(s);
  702. }
  703. }
  704. }
  705. write_unlock_irq(&vcc_sklist_lock);
  706. }
  707. static int popen(struct atm_vcc *vcc)
  708. {
  709. struct solos_card *card = vcc->dev->dev_data;
  710. struct sk_buff *skb;
  711. struct pkt_hdr *header;
  712. if (vcc->qos.aal != ATM_AAL5) {
  713. dev_warn(&card->dev->dev, "Unsupported ATM type %d\n",
  714. vcc->qos.aal);
  715. return -EINVAL;
  716. }
  717. skb = alloc_skb(sizeof(*header), GFP_ATOMIC);
  718. if (!skb && net_ratelimit()) {
  719. dev_warn(&card->dev->dev, "Failed to allocate sk_buff in popen()\n");
  720. return -ENOMEM;
  721. }
  722. header = (void *)skb_put(skb, sizeof(*header));
  723. header->size = cpu_to_le16(0);
  724. header->vpi = cpu_to_le16(vcc->vpi);
  725. header->vci = cpu_to_le16(vcc->vci);
  726. header->type = cpu_to_le16(PKT_POPEN);
  727. fpga_queue(card, SOLOS_CHAN(vcc->dev), skb, NULL);
  728. set_bit(ATM_VF_ADDR, &vcc->flags);
  729. set_bit(ATM_VF_READY, &vcc->flags);
  730. list_vccs(0);
  731. return 0;
  732. }
  733. static void pclose(struct atm_vcc *vcc)
  734. {
  735. struct solos_card *card = vcc->dev->dev_data;
  736. struct sk_buff *skb;
  737. struct pkt_hdr *header;
  738. skb = alloc_skb(sizeof(*header), GFP_ATOMIC);
  739. if (!skb) {
  740. dev_warn(&card->dev->dev, "Failed to allocate sk_buff in pclose()\n");
  741. return;
  742. }
  743. header = (void *)skb_put(skb, sizeof(*header));
  744. header->size = cpu_to_le16(0);
  745. header->vpi = cpu_to_le16(vcc->vpi);
  746. header->vci = cpu_to_le16(vcc->vci);
  747. header->type = cpu_to_le16(PKT_PCLOSE);
  748. fpga_queue(card, SOLOS_CHAN(vcc->dev), skb, NULL);
  749. clear_bit(ATM_VF_ADDR, &vcc->flags);
  750. clear_bit(ATM_VF_READY, &vcc->flags);
  751. return;
  752. }
  753. static int print_buffer(struct sk_buff *buf)
  754. {
  755. int len,i;
  756. char msg[500];
  757. char item[10];
  758. len = buf->len;
  759. for (i = 0; i < len; i++){
  760. if(i % 8 == 0)
  761. sprintf(msg, "%02X: ", i);
  762. sprintf(item,"%02X ",*(buf->data + i));
  763. strcat(msg, item);
  764. if(i % 8 == 7) {
  765. sprintf(item, "\n");
  766. strcat(msg, item);
  767. printk(KERN_DEBUG "%s", msg);
  768. }
  769. }
  770. if (i % 8 != 0) {
  771. sprintf(item, "\n");
  772. strcat(msg, item);
  773. printk(KERN_DEBUG "%s", msg);
  774. }
  775. printk(KERN_DEBUG "\n");
  776. return 0;
  777. }
  778. static void fpga_queue(struct solos_card *card, int port, struct sk_buff *skb,
  779. struct atm_vcc *vcc)
  780. {
  781. int old_len;
  782. unsigned long flags;
  783. SKB_CB(skb)->vcc = vcc;
  784. spin_lock_irqsave(&card->tx_queue_lock, flags);
  785. old_len = skb_queue_len(&card->tx_queue[port]);
  786. skb_queue_tail(&card->tx_queue[port], skb);
  787. if (!old_len)
  788. card->tx_mask |= (1 << port);
  789. spin_unlock_irqrestore(&card->tx_queue_lock, flags);
  790. /* Theoretically we could just schedule the tasklet here, but
  791. that introduces latency we don't want -- it's noticeable */
  792. if (!old_len)
  793. fpga_tx(card);
  794. }
  795. static uint32_t fpga_tx(struct solos_card *card)
  796. {
  797. uint32_t tx_pending, card_flags;
  798. uint32_t tx_started = 0;
  799. struct sk_buff *skb;
  800. struct atm_vcc *vcc;
  801. unsigned char port;
  802. unsigned long flags;
  803. spin_lock_irqsave(&card->tx_lock, flags);
  804. card_flags = ioread32(card->config_regs + FLAGS_ADDR);
  805. /*
  806. * The queue lock is required for _writing_ to tx_mask, but we're
  807. * OK to read it here without locking. The only potential update
  808. * that we could race with is in fpga_queue() where it sets a bit
  809. * for a new port... but it's going to call this function again if
  810. * it's doing that, anyway.
  811. */
  812. tx_pending = card->tx_mask & ~card_flags;
  813. for (port = 0; tx_pending; tx_pending >>= 1, port++) {
  814. if (tx_pending & 1) {
  815. struct sk_buff *oldskb = card->tx_skb[port];
  816. if (oldskb)
  817. pci_unmap_single(card->dev, SKB_CB(oldskb)->dma_addr,
  818. oldskb->len, PCI_DMA_TODEVICE);
  819. spin_lock(&card->tx_queue_lock);
  820. skb = skb_dequeue(&card->tx_queue[port]);
  821. if (!skb)
  822. card->tx_mask &= ~(1 << port);
  823. spin_unlock(&card->tx_queue_lock);
  824. if (skb && !card->using_dma) {
  825. memcpy_toio(TX_BUF(card, port), skb->data, skb->len);
  826. tx_started |= 1 << port;
  827. oldskb = skb; /* We're done with this skb already */
  828. } else if (skb && card->using_dma) {
  829. SKB_CB(skb)->dma_addr = pci_map_single(card->dev, skb->data,
  830. skb->len, PCI_DMA_TODEVICE);
  831. iowrite32(SKB_CB(skb)->dma_addr,
  832. card->config_regs + TX_DMA_ADDR(port));
  833. }
  834. if (!oldskb)
  835. continue;
  836. /* Clean up and free oldskb now it's gone */
  837. if (atmdebug) {
  838. dev_info(&card->dev->dev, "Transmitted: port %d\n",
  839. port);
  840. print_buffer(oldskb);
  841. }
  842. vcc = SKB_CB(oldskb)->vcc;
  843. if (vcc) {
  844. atomic_inc(&vcc->stats->tx);
  845. solos_pop(vcc, oldskb);
  846. } else
  847. dev_kfree_skb_irq(oldskb);
  848. }
  849. }
  850. /* For non-DMA TX, write the 'TX start' bit for all four ports simultaneously */
  851. if (tx_started)
  852. iowrite32(tx_started, card->config_regs + FLAGS_ADDR);
  853. spin_unlock_irqrestore(&card->tx_lock, flags);
  854. return card_flags;
  855. }
  856. static int psend(struct atm_vcc *vcc, struct sk_buff *skb)
  857. {
  858. struct solos_card *card = vcc->dev->dev_data;
  859. struct pkt_hdr *header;
  860. int pktlen;
  861. pktlen = skb->len;
  862. if (pktlen > (BUF_SIZE - sizeof(*header))) {
  863. dev_warn(&card->dev->dev, "Length of PDU is too large. Dropping PDU.\n");
  864. solos_pop(vcc, skb);
  865. return 0;
  866. }
  867. if (!skb_clone_writable(skb, sizeof(*header))) {
  868. int expand_by = 0;
  869. int ret;
  870. if (skb_headroom(skb) < sizeof(*header))
  871. expand_by = sizeof(*header) - skb_headroom(skb);
  872. ret = pskb_expand_head(skb, expand_by, 0, GFP_ATOMIC);
  873. if (ret) {
  874. dev_warn(&card->dev->dev, "pskb_expand_head failed.\n");
  875. solos_pop(vcc, skb);
  876. return ret;
  877. }
  878. }
  879. header = (void *)skb_push(skb, sizeof(*header));
  880. /* This does _not_ include the size of the header */
  881. header->size = cpu_to_le16(pktlen);
  882. header->vpi = cpu_to_le16(vcc->vpi);
  883. header->vci = cpu_to_le16(vcc->vci);
  884. header->type = cpu_to_le16(PKT_DATA);
  885. fpga_queue(card, SOLOS_CHAN(vcc->dev), skb, vcc);
  886. return 0;
  887. }
  888. static struct atmdev_ops fpga_ops = {
  889. .open = popen,
  890. .close = pclose,
  891. .ioctl = NULL,
  892. .getsockopt = NULL,
  893. .setsockopt = NULL,
  894. .send = psend,
  895. .send_oam = NULL,
  896. .phy_put = NULL,
  897. .phy_get = NULL,
  898. .change_qos = NULL,
  899. .proc_read = NULL,
  900. .owner = THIS_MODULE
  901. };
  902. static int fpga_probe(struct pci_dev *dev, const struct pci_device_id *id)
  903. {
  904. int err;
  905. uint16_t fpga_ver;
  906. uint8_t major_ver, minor_ver;
  907. uint32_t data32;
  908. struct solos_card *card;
  909. card = kzalloc(sizeof(*card), GFP_KERNEL);
  910. if (!card)
  911. return -ENOMEM;
  912. card->dev = dev;
  913. init_waitqueue_head(&card->fw_wq);
  914. init_waitqueue_head(&card->param_wq);
  915. err = pci_enable_device(dev);
  916. if (err) {
  917. dev_warn(&dev->dev, "Failed to enable PCI device\n");
  918. goto out;
  919. }
  920. err = pci_set_dma_mask(dev, DMA_BIT_MASK(32));
  921. if (err) {
  922. dev_warn(&dev->dev, "Failed to set 32-bit DMA mask\n");
  923. goto out;
  924. }
  925. err = pci_request_regions(dev, "solos");
  926. if (err) {
  927. dev_warn(&dev->dev, "Failed to request regions\n");
  928. goto out;
  929. }
  930. card->config_regs = pci_iomap(dev, 0, CONFIG_RAM_SIZE);
  931. if (!card->config_regs) {
  932. dev_warn(&dev->dev, "Failed to ioremap config registers\n");
  933. goto out_release_regions;
  934. }
  935. card->buffers = pci_iomap(dev, 1, DATA_RAM_SIZE);
  936. if (!card->buffers) {
  937. dev_warn(&dev->dev, "Failed to ioremap data buffers\n");
  938. goto out_unmap_config;
  939. }
  940. if (reset) {
  941. iowrite32(1, card->config_regs + FPGA_MODE);
  942. data32 = ioread32(card->config_regs + FPGA_MODE);
  943. iowrite32(0, card->config_regs + FPGA_MODE);
  944. data32 = ioread32(card->config_regs + FPGA_MODE);
  945. }
  946. data32 = ioread32(card->config_regs + FPGA_VER);
  947. fpga_ver = (data32 & 0x0000FFFF);
  948. major_ver = ((data32 & 0xFF000000) >> 24);
  949. minor_ver = ((data32 & 0x00FF0000) >> 16);
  950. card->fpga_version = FPGA_VERSION(major_ver,minor_ver);
  951. if (card->fpga_version > LEGACY_BUFFERS)
  952. card->buffer_size = BUF_SIZE;
  953. else
  954. card->buffer_size = OLD_BUF_SIZE;
  955. dev_info(&dev->dev, "Solos FPGA Version %d.%02d svn-%d\n",
  956. major_ver, minor_ver, fpga_ver);
  957. if (card->fpga_version >= DMA_SUPPORTED){
  958. card->using_dma = 1;
  959. } else {
  960. card->using_dma = 0;
  961. /* Set RX empty flag for all ports */
  962. iowrite32(0xF0, card->config_regs + FLAGS_ADDR);
  963. }
  964. data32 = ioread32(card->config_regs + PORTS);
  965. card->nr_ports = (data32 & 0x000000FF);
  966. pci_set_drvdata(dev, card);
  967. tasklet_init(&card->tlet, solos_bh, (unsigned long)card);
  968. spin_lock_init(&card->tx_lock);
  969. spin_lock_init(&card->tx_queue_lock);
  970. spin_lock_init(&card->cli_queue_lock);
  971. spin_lock_init(&card->param_queue_lock);
  972. INIT_LIST_HEAD(&card->param_queue);
  973. err = request_irq(dev->irq, solos_irq, IRQF_SHARED,
  974. "solos-pci", card);
  975. if (err) {
  976. dev_dbg(&card->dev->dev, "Failed to request interrupt IRQ: %d\n", dev->irq);
  977. goto out_unmap_both;
  978. }
  979. iowrite32(1, card->config_regs + IRQ_EN_ADDR);
  980. if (fpga_upgrade)
  981. flash_upgrade(card, 0);
  982. if (firmware_upgrade)
  983. flash_upgrade(card, 1);
  984. if (db_fpga_upgrade)
  985. flash_upgrade(card, 2);
  986. if (db_firmware_upgrade)
  987. flash_upgrade(card, 3);
  988. err = atm_init(card);
  989. if (err)
  990. goto out_free_irq;
  991. return 0;
  992. out_free_irq:
  993. iowrite32(0, card->config_regs + IRQ_EN_ADDR);
  994. free_irq(dev->irq, card);
  995. tasklet_kill(&card->tlet);
  996. out_unmap_both:
  997. pci_set_drvdata(dev, NULL);
  998. pci_iounmap(dev, card->config_regs);
  999. out_unmap_config:
  1000. pci_iounmap(dev, card->buffers);
  1001. out_release_regions:
  1002. pci_release_regions(dev);
  1003. out:
  1004. kfree(card);
  1005. return err;
  1006. }
  1007. static int atm_init(struct solos_card *card)
  1008. {
  1009. int i;
  1010. for (i = 0; i < card->nr_ports; i++) {
  1011. struct sk_buff *skb;
  1012. struct pkt_hdr *header;
  1013. skb_queue_head_init(&card->tx_queue[i]);
  1014. skb_queue_head_init(&card->cli_queue[i]);
  1015. card->atmdev[i] = atm_dev_register("solos-pci", &fpga_ops, -1, NULL);
  1016. if (!card->atmdev[i]) {
  1017. dev_err(&card->dev->dev, "Could not register ATM device %d\n", i);
  1018. atm_remove(card);
  1019. return -ENODEV;
  1020. }
  1021. if (device_create_file(&card->atmdev[i]->class_dev, &dev_attr_console))
  1022. dev_err(&card->dev->dev, "Could not register console for ATM device %d\n", i);
  1023. if (sysfs_create_group(&card->atmdev[i]->class_dev.kobj, &solos_attr_group))
  1024. dev_err(&card->dev->dev, "Could not register parameter group for ATM device %d\n", i);
  1025. dev_info(&card->dev->dev, "Registered ATM device %d\n", card->atmdev[i]->number);
  1026. card->atmdev[i]->ci_range.vpi_bits = 8;
  1027. card->atmdev[i]->ci_range.vci_bits = 16;
  1028. card->atmdev[i]->dev_data = card;
  1029. card->atmdev[i]->phy_data = (void *)(unsigned long)i;
  1030. card->atmdev[i]->signal = ATM_PHY_SIG_UNKNOWN;
  1031. skb = alloc_skb(sizeof(*header), GFP_ATOMIC);
  1032. if (!skb) {
  1033. dev_warn(&card->dev->dev, "Failed to allocate sk_buff in atm_init()\n");
  1034. continue;
  1035. }
  1036. header = (void *)skb_put(skb, sizeof(*header));
  1037. header->size = cpu_to_le16(0);
  1038. header->vpi = cpu_to_le16(0);
  1039. header->vci = cpu_to_le16(0);
  1040. header->type = cpu_to_le16(PKT_STATUS);
  1041. fpga_queue(card, i, skb, NULL);
  1042. }
  1043. return 0;
  1044. }
  1045. static void atm_remove(struct solos_card *card)
  1046. {
  1047. int i;
  1048. for (i = 0; i < card->nr_ports; i++) {
  1049. if (card->atmdev[i]) {
  1050. struct sk_buff *skb;
  1051. dev_info(&card->dev->dev, "Unregistering ATM device %d\n", card->atmdev[i]->number);
  1052. sysfs_remove_group(&card->atmdev[i]->class_dev.kobj, &solos_attr_group);
  1053. atm_dev_deregister(card->atmdev[i]);
  1054. skb = card->rx_skb[i];
  1055. if (skb) {
  1056. pci_unmap_single(card->dev, SKB_CB(skb)->dma_addr,
  1057. RX_DMA_SIZE, PCI_DMA_FROMDEVICE);
  1058. dev_kfree_skb(skb);
  1059. }
  1060. skb = card->tx_skb[i];
  1061. if (skb) {
  1062. pci_unmap_single(card->dev, SKB_CB(skb)->dma_addr,
  1063. skb->len, PCI_DMA_TODEVICE);
  1064. dev_kfree_skb(skb);
  1065. }
  1066. while ((skb = skb_dequeue(&card->tx_queue[i])))
  1067. dev_kfree_skb(skb);
  1068. }
  1069. }
  1070. }
  1071. static void fpga_remove(struct pci_dev *dev)
  1072. {
  1073. struct solos_card *card = pci_get_drvdata(dev);
  1074. /* Disable IRQs */
  1075. iowrite32(0, card->config_regs + IRQ_EN_ADDR);
  1076. /* Reset FPGA */
  1077. iowrite32(1, card->config_regs + FPGA_MODE);
  1078. (void)ioread32(card->config_regs + FPGA_MODE);
  1079. atm_remove(card);
  1080. free_irq(dev->irq, card);
  1081. tasklet_kill(&card->tlet);
  1082. /* Release device from reset */
  1083. iowrite32(0, card->config_regs + FPGA_MODE);
  1084. (void)ioread32(card->config_regs + FPGA_MODE);
  1085. pci_iounmap(dev, card->buffers);
  1086. pci_iounmap(dev, card->config_regs);
  1087. pci_release_regions(dev);
  1088. pci_disable_device(dev);
  1089. pci_set_drvdata(dev, NULL);
  1090. kfree(card);
  1091. }
  1092. static struct pci_device_id fpga_pci_tbl[] __devinitdata = {
  1093. { 0x10ee, 0x0300, PCI_ANY_ID, PCI_ANY_ID, 0, 0, 0 },
  1094. { 0, }
  1095. };
  1096. MODULE_DEVICE_TABLE(pci,fpga_pci_tbl);
  1097. static struct pci_driver fpga_driver = {
  1098. .name = "solos",
  1099. .id_table = fpga_pci_tbl,
  1100. .probe = fpga_probe,
  1101. .remove = fpga_remove,
  1102. };
  1103. static int __init solos_pci_init(void)
  1104. {
  1105. printk(KERN_INFO "Solos PCI Driver Version %s\n", VERSION);
  1106. return pci_register_driver(&fpga_driver);
  1107. }
  1108. static void __exit solos_pci_exit(void)
  1109. {
  1110. pci_unregister_driver(&fpga_driver);
  1111. printk(KERN_INFO "Solos PCI Driver %s Unloaded\n", VERSION);
  1112. }
  1113. module_init(solos_pci_init);
  1114. module_exit(solos_pci_exit);