mx27ads.c 7.0 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299
  1. /*
  2. * Copyright (C) 2000 Deep Blue Solutions Ltd
  3. * Copyright (C) 2002 Shane Nay (shane@minirl.com)
  4. * Copyright 2006-2007 Freescale Semiconductor, Inc. All Rights Reserved.
  5. *
  6. * This program is free software; you can redistribute it and/or modify
  7. * it under the terms of the GNU General Public License as published by
  8. * the Free Software Foundation; either version 2 of the License, or
  9. * (at your option) any later version.
  10. *
  11. * This program is distributed in the hope that it will be useful,
  12. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  13. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  14. * GNU General Public License for more details.
  15. *
  16. * You should have received a copy of the GNU General Public License
  17. * along with this program; if not, write to the Free Software
  18. * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
  19. */
  20. #include <linux/platform_device.h>
  21. #include <linux/mtd/mtd.h>
  22. #include <linux/mtd/map.h>
  23. #include <linux/mtd/partitions.h>
  24. #include <linux/mtd/physmap.h>
  25. #include <mach/common.h>
  26. #include <mach/hardware.h>
  27. #include <asm/mach-types.h>
  28. #include <asm/mach/arch.h>
  29. #include <asm/mach/time.h>
  30. #include <asm/mach/map.h>
  31. #include <mach/gpio.h>
  32. #include <mach/imx-uart.h>
  33. #include <mach/iomux-mx1-mx2.h>
  34. #include <mach/board-mx27ads.h>
  35. #include "devices.h"
  36. /* ADS's NOR flash */
  37. static struct physmap_flash_data mx27ads_flash_data = {
  38. .width = 2,
  39. };
  40. static struct resource mx27ads_flash_resource = {
  41. .start = 0xc0000000,
  42. .end = 0xc0000000 + 0x02000000 - 1,
  43. .flags = IORESOURCE_MEM,
  44. };
  45. static struct platform_device mx27ads_nor_mtd_device = {
  46. .name = "physmap-flash",
  47. .id = 0,
  48. .dev = {
  49. .platform_data = &mx27ads_flash_data,
  50. },
  51. .num_resources = 1,
  52. .resource = &mx27ads_flash_resource,
  53. };
  54. static int mxc_uart0_pins[] = {
  55. PE12_PF_UART1_TXD,
  56. PE13_PF_UART1_RXD,
  57. PE14_PF_UART1_CTS,
  58. PE15_PF_UART1_RTS
  59. };
  60. static int uart_mxc_port0_init(struct platform_device *pdev)
  61. {
  62. return mxc_gpio_setup_multiple_pins(mxc_uart0_pins,
  63. ARRAY_SIZE(mxc_uart0_pins), "UART0");
  64. }
  65. static int uart_mxc_port0_exit(struct platform_device *pdev)
  66. {
  67. mxc_gpio_release_multiple_pins(mxc_uart0_pins,
  68. ARRAY_SIZE(mxc_uart0_pins));
  69. return 0;
  70. }
  71. static int mxc_uart1_pins[] = {
  72. PE3_PF_UART2_CTS,
  73. PE4_PF_UART2_RTS,
  74. PE6_PF_UART2_TXD,
  75. PE7_PF_UART2_RXD
  76. };
  77. static int uart_mxc_port1_init(struct platform_device *pdev)
  78. {
  79. return mxc_gpio_setup_multiple_pins(mxc_uart1_pins,
  80. ARRAY_SIZE(mxc_uart1_pins), "UART1");
  81. }
  82. static int uart_mxc_port1_exit(struct platform_device *pdev)
  83. {
  84. mxc_gpio_release_multiple_pins(mxc_uart1_pins,
  85. ARRAY_SIZE(mxc_uart1_pins));
  86. return 0;
  87. }
  88. static int mxc_uart2_pins[] = {
  89. PE8_PF_UART3_TXD,
  90. PE9_PF_UART3_RXD,
  91. PE10_PF_UART3_CTS,
  92. PE11_PF_UART3_RTS
  93. };
  94. static int uart_mxc_port2_init(struct platform_device *pdev)
  95. {
  96. return mxc_gpio_setup_multiple_pins(mxc_uart2_pins,
  97. ARRAY_SIZE(mxc_uart2_pins), "UART2");
  98. }
  99. static int uart_mxc_port2_exit(struct platform_device *pdev)
  100. {
  101. mxc_gpio_release_multiple_pins(mxc_uart2_pins,
  102. ARRAY_SIZE(mxc_uart2_pins));
  103. return 0;
  104. }
  105. static int mxc_uart3_pins[] = {
  106. PB26_AF_UART4_RTS,
  107. PB28_AF_UART4_TXD,
  108. PB29_AF_UART4_CTS,
  109. PB31_AF_UART4_RXD
  110. };
  111. static int uart_mxc_port3_init(struct platform_device *pdev)
  112. {
  113. return mxc_gpio_setup_multiple_pins(mxc_uart3_pins,
  114. ARRAY_SIZE(mxc_uart3_pins), "UART3");
  115. }
  116. static int uart_mxc_port3_exit(struct platform_device *pdev)
  117. {
  118. mxc_gpio_release_multiple_pins(mxc_uart3_pins,
  119. ARRAY_SIZE(mxc_uart3_pins));
  120. }
  121. static int mxc_uart4_pins[] = {
  122. PB18_AF_UART5_TXD,
  123. PB19_AF_UART5_RXD,
  124. PB20_AF_UART5_CTS,
  125. PB21_AF_UART5_RTS
  126. };
  127. static int uart_mxc_port4_init(struct platform_device *pdev)
  128. {
  129. return mxc_gpio_setup_multiple_pins(mxc_uart4_pins,
  130. ARRAY_SIZE(mxc_uart4_pins), "UART4");
  131. }
  132. static int uart_mxc_port4_exit(struct platform_device *pdev)
  133. {
  134. mxc_gpio_release_multiple_pins(mxc_uart4_pins,
  135. ARRAY_SIZE(mxc_uart4_pins));
  136. return 0;
  137. }
  138. static int mxc_uart5_pins[] = {
  139. PB10_AF_UART6_TXD,
  140. PB12_AF_UART6_CTS,
  141. PB11_AF_UART6_RXD,
  142. PB13_AF_UART6_RTS
  143. };
  144. static int uart_mxc_port5_init(struct platform_device *pdev)
  145. {
  146. return mxc_gpio_setup_multiple_pins(mxc_uart5_pins,
  147. ARRAY_SIZE(mxc_uart5_pins), "UART5");
  148. }
  149. static int uart_mxc_port5_exit(struct platform_device *pdev)
  150. {
  151. mxc_gpio_release_multiple_pins(mxc_uart5_pins,
  152. ARRAY_SIZE(mxc_uart5_pins));
  153. return 0;
  154. }
  155. static struct platform_device *platform_devices[] __initdata = {
  156. &mx27ads_nor_mtd_device,
  157. };
  158. static int mxc_fec_pins[] = {
  159. PD0_AIN_FEC_TXD0,
  160. PD1_AIN_FEC_TXD1,
  161. PD2_AIN_FEC_TXD2,
  162. PD3_AIN_FEC_TXD3,
  163. PD4_AOUT_FEC_RX_ER,
  164. PD5_AOUT_FEC_RXD1,
  165. PD6_AOUT_FEC_RXD2,
  166. PD7_AOUT_FEC_RXD3,
  167. PD8_AF_FEC_MDIO,
  168. PD9_AIN_FEC_MDC,
  169. PD10_AOUT_FEC_CRS,
  170. PD11_AOUT_FEC_TX_CLK,
  171. PD12_AOUT_FEC_RXD0,
  172. PD13_AOUT_FEC_RX_DV,
  173. PD14_AOUT_FEC_CLR,
  174. PD15_AOUT_FEC_COL,
  175. PD16_AIN_FEC_TX_ER,
  176. PF23_AIN_FEC_TX_EN
  177. };
  178. static void gpio_fec_active(void)
  179. {
  180. mxc_gpio_setup_multiple_pins(mxc_fec_pins,
  181. ARRAY_SIZE(mxc_fec_pins), "FEC");
  182. }
  183. static void gpio_fec_inactive(void)
  184. {
  185. mxc_gpio_release_multiple_pins(mxc_fec_pins,
  186. ARRAY_SIZE(mxc_fec_pins));
  187. }
  188. static struct imxuart_platform_data uart_pdata[] = {
  189. {
  190. .init = uart_mxc_port0_init,
  191. .exit = uart_mxc_port0_exit,
  192. .flags = IMXUART_HAVE_RTSCTS,
  193. }, {
  194. .init = uart_mxc_port1_init,
  195. .exit = uart_mxc_port1_exit,
  196. .flags = IMXUART_HAVE_RTSCTS,
  197. }, {
  198. .init = uart_mxc_port2_init,
  199. .exit = uart_mxc_port2_exit,
  200. .flags = IMXUART_HAVE_RTSCTS,
  201. }, {
  202. .init = uart_mxc_port3_init,
  203. .exit = uart_mxc_port3_exit,
  204. .flags = IMXUART_HAVE_RTSCTS,
  205. }, {
  206. .init = uart_mxc_port4_init,
  207. .exit = uart_mxc_port4_exit,
  208. .flags = IMXUART_HAVE_RTSCTS,
  209. }, {
  210. .init = uart_mxc_port5_init,
  211. .exit = uart_mxc_port5_exit,
  212. .flags = IMXUART_HAVE_RTSCTS,
  213. },
  214. };
  215. static void __init mx27ads_board_init(void)
  216. {
  217. gpio_fec_active();
  218. mxc_register_device(&mxc_uart_device0, &uart_pdata[0]);
  219. mxc_register_device(&mxc_uart_device1, &uart_pdata[1]);
  220. mxc_register_device(&mxc_uart_device2, &uart_pdata[2]);
  221. mxc_register_device(&mxc_uart_device3, &uart_pdata[3]);
  222. mxc_register_device(&mxc_uart_device4, &uart_pdata[4]);
  223. mxc_register_device(&mxc_uart_device5, &uart_pdata[5]);
  224. platform_add_devices(platform_devices, ARRAY_SIZE(platform_devices));
  225. }
  226. static void __init mx27ads_timer_init(void)
  227. {
  228. unsigned long fref = 26000000;
  229. if ((__raw_readw(PBC_VERSION_REG) & CKIH_27MHZ_BIT_SET) == 0)
  230. fref = 27000000;
  231. mxc_clocks_init(fref);
  232. mxc_timer_init("gpt_clk.0");
  233. }
  234. struct sys_timer mx27ads_timer = {
  235. .init = mx27ads_timer_init,
  236. };
  237. static struct map_desc mx27ads_io_desc[] __initdata = {
  238. {
  239. .virtual = PBC_BASE_ADDRESS,
  240. .pfn = __phys_to_pfn(CS4_BASE_ADDR),
  241. .length = SZ_1M,
  242. .type = MT_DEVICE,
  243. },
  244. };
  245. void __init mx27ads_map_io(void)
  246. {
  247. mxc_map_io();
  248. iotable_init(mx27ads_io_desc, ARRAY_SIZE(mx27ads_io_desc));
  249. }
  250. MACHINE_START(MX27ADS, "Freescale i.MX27ADS")
  251. /* maintainer: Freescale Semiconductor, Inc. */
  252. .phys_io = AIPI_BASE_ADDR,
  253. .io_pg_offst = ((AIPI_BASE_ADDR_VIRT) >> 18) & 0xfffc,
  254. .boot_params = PHYS_OFFSET + 0x100,
  255. .map_io = mx27ads_map_io,
  256. .init_irq = mxc_init_irq,
  257. .init_machine = mx27ads_board_init,
  258. .timer = &mx27ads_timer,
  259. MACHINE_END