main.c 60 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182838485868788899091929394959697989910010110210310410510610710810911011111211311411511611711811912012112212312412512612712812913013113213313413513613713813914014114214314414514614714814915015115215315415515615715815916016116216316416516616716816917017117217317417517617717817918018118218318418518618718818919019119219319419519619719819920020120220320420520620720820921021121221321421521621721821922022122222322422522622722822923023123223323423523623723823924024124224324424524624724824925025125225325425525625725825926026126226326426526626726826927027127227327427527627727827928028128228328428528628728828929029129229329429529629729829930030130230330430530630730830931031131231331431531631731831932032132232332432532632732832933033133233333433533633733833934034134234334434534634734834935035135235335435535635735835936036136236336436536636736836937037137237337437537637737837938038138238338438538638738838939039139239339439539639739839940040140240340440540640740840941041141241341441541641741841942042142242342442542642742842943043143243343443543643743843944044144244344444544644744844945045145245345445545645745845946046146246346446546646746846947047147247347447547647747847948048148248348448548648748848949049149249349449549649749849950050150250350450550650750850951051151251351451551651751851952052152252352452552652752852953053153253353453553653753853954054154254354454554654754854955055155255355455555655755855956056156256356456556656756856957057157257357457557657757857958058158258358458558658758858959059159259359459559659759859960060160260360460560660760860961061161261361461561661761861962062162262362462562662762862963063163263363463563663763863964064164264364464564664764864965065165265365465565665765865966066166266366466566666766866967067167267367467567667767867968068168268368468568668768868969069169269369469569669769869970070170270370470570670770870971071171271371471571671771871972072172272372472572672772872973073173273373473573673773873974074174274374474574674774874975075175275375475575675775875976076176276376476576676776876977077177277377477577677777877978078178278378478578678778878979079179279379479579679779879980080180280380480580680780880981081181281381481581681781881982082182282382482582682782882983083183283383483583683783883984084184284384484584684784884985085185285385485585685785885986086186286386486586686786886987087187287387487587687787887988088188288388488588688788888989089189289389489589689789889990090190290390490590690790890991091191291391491591691791891992092192292392492592692792892993093193293393493593693793893994094194294394494594694794894995095195295395495595695795895996096196296396496596696796896997097197297397497597697797897998098198298398498598698798898999099199299399499599699799899910001001100210031004100510061007100810091010101110121013101410151016101710181019102010211022102310241025102610271028102910301031103210331034103510361037103810391040104110421043104410451046104710481049105010511052105310541055105610571058105910601061106210631064106510661067106810691070107110721073107410751076107710781079108010811082108310841085108610871088108910901091109210931094109510961097109810991100110111021103110411051106110711081109111011111112111311141115111611171118111911201121112211231124112511261127112811291130113111321133113411351136113711381139114011411142114311441145114611471148114911501151115211531154115511561157115811591160116111621163116411651166116711681169117011711172117311741175117611771178117911801181118211831184118511861187118811891190119111921193119411951196119711981199120012011202120312041205120612071208120912101211121212131214121512161217121812191220122112221223122412251226122712281229123012311232123312341235123612371238123912401241124212431244124512461247124812491250125112521253125412551256125712581259126012611262126312641265126612671268126912701271127212731274127512761277127812791280128112821283128412851286128712881289129012911292129312941295129612971298129913001301130213031304130513061307130813091310131113121313131413151316131713181319132013211322132313241325132613271328132913301331133213331334133513361337133813391340134113421343134413451346134713481349135013511352135313541355135613571358135913601361136213631364136513661367136813691370137113721373137413751376137713781379138013811382138313841385138613871388138913901391139213931394139513961397139813991400140114021403140414051406140714081409141014111412141314141415141614171418141914201421142214231424142514261427142814291430143114321433143414351436143714381439144014411442144314441445144614471448144914501451145214531454145514561457145814591460146114621463146414651466146714681469147014711472147314741475147614771478147914801481148214831484148514861487148814891490149114921493149414951496149714981499150015011502150315041505150615071508150915101511151215131514151515161517151815191520152115221523152415251526152715281529153015311532153315341535153615371538153915401541154215431544154515461547154815491550155115521553155415551556155715581559156015611562156315641565156615671568156915701571157215731574157515761577157815791580158115821583158415851586158715881589159015911592159315941595159615971598159916001601160216031604160516061607160816091610161116121613161416151616161716181619162016211622162316241625162616271628162916301631163216331634163516361637163816391640164116421643164416451646164716481649165016511652165316541655165616571658165916601661166216631664166516661667166816691670167116721673167416751676167716781679168016811682168316841685168616871688168916901691169216931694169516961697169816991700170117021703170417051706170717081709171017111712171317141715171617171718171917201721172217231724172517261727172817291730173117321733173417351736173717381739174017411742174317441745174617471748174917501751175217531754175517561757175817591760176117621763176417651766176717681769177017711772177317741775177617771778177917801781178217831784178517861787178817891790179117921793179417951796179717981799180018011802180318041805180618071808180918101811181218131814181518161817181818191820182118221823182418251826182718281829183018311832183318341835183618371838183918401841184218431844184518461847184818491850185118521853185418551856185718581859186018611862186318641865186618671868186918701871187218731874187518761877187818791880188118821883188418851886188718881889189018911892189318941895189618971898189919001901190219031904190519061907190819091910191119121913191419151916191719181919192019211922192319241925192619271928192919301931193219331934193519361937193819391940194119421943194419451946194719481949195019511952195319541955195619571958195919601961196219631964196519661967196819691970197119721973197419751976197719781979198019811982198319841985198619871988198919901991199219931994199519961997199819992000200120022003200420052006200720082009201020112012201320142015201620172018201920202021202220232024202520262027202820292030203120322033203420352036203720382039204020412042204320442045204620472048204920502051205220532054205520562057205820592060206120622063206420652066206720682069207020712072207320742075207620772078207920802081208220832084208520862087208820892090209120922093209420952096209720982099210021012102210321042105210621072108210921102111211221132114211521162117211821192120212121222123212421252126212721282129213021312132213321342135213621372138213921402141214221432144214521462147214821492150215121522153215421552156215721582159216021612162216321642165216621672168216921702171217221732174217521762177217821792180218121822183218421852186218721882189219021912192219321942195219621972198219922002201220222032204220522062207220822092210221122122213221422152216221722182219222022212222222322242225222622272228222922302231223222332234223522362237223822392240224122422243224422452246224722482249225022512252225322542255225622572258225922602261226222632264226522662267226822692270227122722273227422752276227722782279228022812282228322842285228622872288228922902291229222932294229522962297229822992300230123022303230423052306230723082309231023112312231323142315231623172318231923202321232223232324232523262327232823292330233123322333233423352336233723382339234023412342234323442345234623472348234923502351235223532354235523562357235823592360236123622363236423652366236723682369237023712372237323742375237623772378237923802381238223832384238523862387238823892390239123922393239423952396239723982399240024012402240324042405240624072408240924102411241224132414241524162417241824192420242124222423242424252426242724282429243024312432243324342435243624372438243924402441244224432444244524462447244824492450245124522453245424552456245724582459246024612462246324642465246624672468246924702471
  1. /*
  2. * Copyright (c) 2008-2011 Atheros Communications Inc.
  3. *
  4. * Permission to use, copy, modify, and/or distribute this software for any
  5. * purpose with or without fee is hereby granted, provided that the above
  6. * copyright notice and this permission notice appear in all copies.
  7. *
  8. * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES
  9. * WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF
  10. * MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR
  11. * ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES
  12. * WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN
  13. * ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF
  14. * OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.
  15. */
  16. #include <linux/nl80211.h>
  17. #include <linux/delay.h>
  18. #include "ath9k.h"
  19. #include "btcoex.h"
  20. static u8 parse_mpdudensity(u8 mpdudensity)
  21. {
  22. /*
  23. * 802.11n D2.0 defined values for "Minimum MPDU Start Spacing":
  24. * 0 for no restriction
  25. * 1 for 1/4 us
  26. * 2 for 1/2 us
  27. * 3 for 1 us
  28. * 4 for 2 us
  29. * 5 for 4 us
  30. * 6 for 8 us
  31. * 7 for 16 us
  32. */
  33. switch (mpdudensity) {
  34. case 0:
  35. return 0;
  36. case 1:
  37. case 2:
  38. case 3:
  39. /* Our lower layer calculations limit our precision to
  40. 1 microsecond */
  41. return 1;
  42. case 4:
  43. return 2;
  44. case 5:
  45. return 4;
  46. case 6:
  47. return 8;
  48. case 7:
  49. return 16;
  50. default:
  51. return 0;
  52. }
  53. }
  54. static bool ath9k_has_pending_frames(struct ath_softc *sc, struct ath_txq *txq)
  55. {
  56. bool pending = false;
  57. spin_lock_bh(&txq->axq_lock);
  58. if (txq->axq_depth || !list_empty(&txq->axq_acq))
  59. pending = true;
  60. spin_unlock_bh(&txq->axq_lock);
  61. return pending;
  62. }
  63. static bool ath9k_setpower(struct ath_softc *sc, enum ath9k_power_mode mode)
  64. {
  65. unsigned long flags;
  66. bool ret;
  67. spin_lock_irqsave(&sc->sc_pm_lock, flags);
  68. ret = ath9k_hw_setpower(sc->sc_ah, mode);
  69. spin_unlock_irqrestore(&sc->sc_pm_lock, flags);
  70. return ret;
  71. }
  72. void ath9k_ps_wakeup(struct ath_softc *sc)
  73. {
  74. struct ath_common *common = ath9k_hw_common(sc->sc_ah);
  75. unsigned long flags;
  76. enum ath9k_power_mode power_mode;
  77. spin_lock_irqsave(&sc->sc_pm_lock, flags);
  78. if (++sc->ps_usecount != 1)
  79. goto unlock;
  80. power_mode = sc->sc_ah->power_mode;
  81. ath9k_hw_setpower(sc->sc_ah, ATH9K_PM_AWAKE);
  82. /*
  83. * While the hardware is asleep, the cycle counters contain no
  84. * useful data. Better clear them now so that they don't mess up
  85. * survey data results.
  86. */
  87. if (power_mode != ATH9K_PM_AWAKE) {
  88. spin_lock(&common->cc_lock);
  89. ath_hw_cycle_counters_update(common);
  90. memset(&common->cc_survey, 0, sizeof(common->cc_survey));
  91. spin_unlock(&common->cc_lock);
  92. }
  93. unlock:
  94. spin_unlock_irqrestore(&sc->sc_pm_lock, flags);
  95. }
  96. void ath9k_ps_restore(struct ath_softc *sc)
  97. {
  98. struct ath_common *common = ath9k_hw_common(sc->sc_ah);
  99. enum ath9k_power_mode mode;
  100. unsigned long flags;
  101. spin_lock_irqsave(&sc->sc_pm_lock, flags);
  102. if (--sc->ps_usecount != 0)
  103. goto unlock;
  104. if (sc->ps_idle && (sc->ps_flags & PS_WAIT_FOR_TX_ACK))
  105. mode = ATH9K_PM_FULL_SLEEP;
  106. else if (sc->ps_enabled &&
  107. !(sc->ps_flags & (PS_WAIT_FOR_BEACON |
  108. PS_WAIT_FOR_CAB |
  109. PS_WAIT_FOR_PSPOLL_DATA |
  110. PS_WAIT_FOR_TX_ACK)))
  111. mode = ATH9K_PM_NETWORK_SLEEP;
  112. else
  113. goto unlock;
  114. spin_lock(&common->cc_lock);
  115. ath_hw_cycle_counters_update(common);
  116. spin_unlock(&common->cc_lock);
  117. ath9k_hw_setpower(sc->sc_ah, mode);
  118. unlock:
  119. spin_unlock_irqrestore(&sc->sc_pm_lock, flags);
  120. }
  121. void ath_start_ani(struct ath_common *common)
  122. {
  123. struct ath_hw *ah = common->ah;
  124. unsigned long timestamp = jiffies_to_msecs(jiffies);
  125. struct ath_softc *sc = (struct ath_softc *) common->priv;
  126. if (!(sc->sc_flags & SC_OP_ANI_RUN))
  127. return;
  128. if (sc->sc_flags & SC_OP_OFFCHANNEL)
  129. return;
  130. common->ani.longcal_timer = timestamp;
  131. common->ani.shortcal_timer = timestamp;
  132. common->ani.checkani_timer = timestamp;
  133. mod_timer(&common->ani.timer,
  134. jiffies +
  135. msecs_to_jiffies((u32)ah->config.ani_poll_interval));
  136. }
  137. static void ath_update_survey_nf(struct ath_softc *sc, int channel)
  138. {
  139. struct ath_hw *ah = sc->sc_ah;
  140. struct ath9k_channel *chan = &ah->channels[channel];
  141. struct survey_info *survey = &sc->survey[channel];
  142. if (chan->noisefloor) {
  143. survey->filled |= SURVEY_INFO_NOISE_DBM;
  144. survey->noise = ath9k_hw_getchan_noise(ah, chan);
  145. }
  146. }
  147. /*
  148. * Updates the survey statistics and returns the busy time since last
  149. * update in %, if the measurement duration was long enough for the
  150. * result to be useful, -1 otherwise.
  151. */
  152. static int ath_update_survey_stats(struct ath_softc *sc)
  153. {
  154. struct ath_hw *ah = sc->sc_ah;
  155. struct ath_common *common = ath9k_hw_common(ah);
  156. int pos = ah->curchan - &ah->channels[0];
  157. struct survey_info *survey = &sc->survey[pos];
  158. struct ath_cycle_counters *cc = &common->cc_survey;
  159. unsigned int div = common->clockrate * 1000;
  160. int ret = 0;
  161. if (!ah->curchan)
  162. return -1;
  163. if (ah->power_mode == ATH9K_PM_AWAKE)
  164. ath_hw_cycle_counters_update(common);
  165. if (cc->cycles > 0) {
  166. survey->filled |= SURVEY_INFO_CHANNEL_TIME |
  167. SURVEY_INFO_CHANNEL_TIME_BUSY |
  168. SURVEY_INFO_CHANNEL_TIME_RX |
  169. SURVEY_INFO_CHANNEL_TIME_TX;
  170. survey->channel_time += cc->cycles / div;
  171. survey->channel_time_busy += cc->rx_busy / div;
  172. survey->channel_time_rx += cc->rx_frame / div;
  173. survey->channel_time_tx += cc->tx_frame / div;
  174. }
  175. if (cc->cycles < div)
  176. return -1;
  177. if (cc->cycles > 0)
  178. ret = cc->rx_busy * 100 / cc->cycles;
  179. memset(cc, 0, sizeof(*cc));
  180. ath_update_survey_nf(sc, pos);
  181. return ret;
  182. }
  183. static void __ath_cancel_work(struct ath_softc *sc)
  184. {
  185. cancel_work_sync(&sc->paprd_work);
  186. cancel_work_sync(&sc->hw_check_work);
  187. cancel_delayed_work_sync(&sc->tx_complete_work);
  188. cancel_delayed_work_sync(&sc->hw_pll_work);
  189. }
  190. static void ath_cancel_work(struct ath_softc *sc)
  191. {
  192. __ath_cancel_work(sc);
  193. cancel_work_sync(&sc->hw_reset_work);
  194. }
  195. static bool ath_prepare_reset(struct ath_softc *sc, bool retry_tx, bool flush)
  196. {
  197. struct ath_hw *ah = sc->sc_ah;
  198. struct ath_common *common = ath9k_hw_common(ah);
  199. bool ret;
  200. ieee80211_stop_queues(sc->hw);
  201. sc->hw_busy_count = 0;
  202. del_timer_sync(&common->ani.timer);
  203. ath9k_debug_samp_bb_mac(sc);
  204. ath9k_hw_disable_interrupts(ah);
  205. ret = ath_drain_all_txq(sc, retry_tx);
  206. if (!ath_stoprecv(sc))
  207. ret = false;
  208. if (!flush) {
  209. if (ah->caps.hw_caps & ATH9K_HW_CAP_EDMA)
  210. ath_rx_tasklet(sc, 1, true);
  211. ath_rx_tasklet(sc, 1, false);
  212. } else {
  213. ath_flushrecv(sc);
  214. }
  215. return ret;
  216. }
  217. static bool ath_complete_reset(struct ath_softc *sc, bool start)
  218. {
  219. struct ath_hw *ah = sc->sc_ah;
  220. struct ath_common *common = ath9k_hw_common(ah);
  221. if (ath_startrecv(sc) != 0) {
  222. ath_err(common, "Unable to restart recv logic\n");
  223. return false;
  224. }
  225. ath9k_cmn_update_txpow(ah, sc->curtxpow,
  226. sc->config.txpowlimit, &sc->curtxpow);
  227. ath9k_hw_set_interrupts(ah);
  228. ath9k_hw_enable_interrupts(ah);
  229. if (!(sc->sc_flags & (SC_OP_OFFCHANNEL)) && start) {
  230. if (sc->sc_flags & SC_OP_BEACONS)
  231. ath_set_beacon(sc);
  232. ieee80211_queue_delayed_work(sc->hw, &sc->tx_complete_work, 0);
  233. ieee80211_queue_delayed_work(sc->hw, &sc->hw_pll_work, HZ/2);
  234. if (!common->disable_ani)
  235. ath_start_ani(common);
  236. }
  237. if ((ah->caps.hw_caps & ATH9K_HW_CAP_ANT_DIV_COMB) && sc->ant_rx != 3) {
  238. struct ath_hw_antcomb_conf div_ant_conf;
  239. u8 lna_conf;
  240. ath9k_hw_antdiv_comb_conf_get(ah, &div_ant_conf);
  241. if (sc->ant_rx == 1)
  242. lna_conf = ATH_ANT_DIV_COMB_LNA1;
  243. else
  244. lna_conf = ATH_ANT_DIV_COMB_LNA2;
  245. div_ant_conf.main_lna_conf = lna_conf;
  246. div_ant_conf.alt_lna_conf = lna_conf;
  247. ath9k_hw_antdiv_comb_conf_set(ah, &div_ant_conf);
  248. }
  249. ieee80211_wake_queues(sc->hw);
  250. return true;
  251. }
  252. static int ath_reset_internal(struct ath_softc *sc, struct ath9k_channel *hchan,
  253. bool retry_tx)
  254. {
  255. struct ath_hw *ah = sc->sc_ah;
  256. struct ath_common *common = ath9k_hw_common(ah);
  257. struct ath9k_hw_cal_data *caldata = NULL;
  258. bool fastcc = true;
  259. bool flush = false;
  260. int r;
  261. __ath_cancel_work(sc);
  262. spin_lock_bh(&sc->sc_pcu_lock);
  263. if (!(sc->sc_flags & SC_OP_OFFCHANNEL)) {
  264. fastcc = false;
  265. caldata = &sc->caldata;
  266. }
  267. if (!hchan) {
  268. fastcc = false;
  269. flush = true;
  270. hchan = ah->curchan;
  271. }
  272. if (fastcc && (ah->chip_fullsleep ||
  273. !ath9k_hw_check_alive(ah)))
  274. fastcc = false;
  275. if (!ath_prepare_reset(sc, retry_tx, flush))
  276. fastcc = false;
  277. ath_dbg(common, ATH_DBG_CONFIG,
  278. "Reset to %u MHz, HT40: %d fastcc: %d\n",
  279. hchan->channel, !!(hchan->channelFlags & (CHANNEL_HT40MINUS |
  280. CHANNEL_HT40PLUS)),
  281. fastcc);
  282. r = ath9k_hw_reset(ah, hchan, caldata, fastcc);
  283. if (r) {
  284. ath_err(common,
  285. "Unable to reset channel, reset status %d\n", r);
  286. goto out;
  287. }
  288. if (!ath_complete_reset(sc, true))
  289. r = -EIO;
  290. out:
  291. spin_unlock_bh(&sc->sc_pcu_lock);
  292. return r;
  293. }
  294. /*
  295. * Set/change channels. If the channel is really being changed, it's done
  296. * by reseting the chip. To accomplish this we must first cleanup any pending
  297. * DMA, then restart stuff.
  298. */
  299. static int ath_set_channel(struct ath_softc *sc, struct ieee80211_hw *hw,
  300. struct ath9k_channel *hchan)
  301. {
  302. int r;
  303. if (sc->sc_flags & SC_OP_INVALID)
  304. return -EIO;
  305. ath9k_ps_wakeup(sc);
  306. r = ath_reset_internal(sc, hchan, false);
  307. ath9k_ps_restore(sc);
  308. return r;
  309. }
  310. static void ath_paprd_activate(struct ath_softc *sc)
  311. {
  312. struct ath_hw *ah = sc->sc_ah;
  313. struct ath9k_hw_cal_data *caldata = ah->caldata;
  314. int chain;
  315. if (!caldata || !caldata->paprd_done)
  316. return;
  317. ath9k_ps_wakeup(sc);
  318. ar9003_paprd_enable(ah, false);
  319. for (chain = 0; chain < AR9300_MAX_CHAINS; chain++) {
  320. if (!(ah->txchainmask & BIT(chain)))
  321. continue;
  322. ar9003_paprd_populate_single_table(ah, caldata, chain);
  323. }
  324. ar9003_paprd_enable(ah, true);
  325. ath9k_ps_restore(sc);
  326. }
  327. static bool ath_paprd_send_frame(struct ath_softc *sc, struct sk_buff *skb, int chain)
  328. {
  329. struct ieee80211_hw *hw = sc->hw;
  330. struct ieee80211_tx_info *tx_info = IEEE80211_SKB_CB(skb);
  331. struct ath_hw *ah = sc->sc_ah;
  332. struct ath_common *common = ath9k_hw_common(ah);
  333. struct ath_tx_control txctl;
  334. int time_left;
  335. memset(&txctl, 0, sizeof(txctl));
  336. txctl.txq = sc->tx.txq_map[WME_AC_BE];
  337. memset(tx_info, 0, sizeof(*tx_info));
  338. tx_info->band = hw->conf.channel->band;
  339. tx_info->flags |= IEEE80211_TX_CTL_NO_ACK;
  340. tx_info->control.rates[0].idx = 0;
  341. tx_info->control.rates[0].count = 1;
  342. tx_info->control.rates[0].flags = IEEE80211_TX_RC_MCS;
  343. tx_info->control.rates[1].idx = -1;
  344. init_completion(&sc->paprd_complete);
  345. txctl.paprd = BIT(chain);
  346. if (ath_tx_start(hw, skb, &txctl) != 0) {
  347. ath_dbg(common, ATH_DBG_CALIBRATE, "PAPRD TX failed\n");
  348. dev_kfree_skb_any(skb);
  349. return false;
  350. }
  351. time_left = wait_for_completion_timeout(&sc->paprd_complete,
  352. msecs_to_jiffies(ATH_PAPRD_TIMEOUT));
  353. if (!time_left)
  354. ath_dbg(common, ATH_DBG_CALIBRATE,
  355. "Timeout waiting for paprd training on TX chain %d\n",
  356. chain);
  357. return !!time_left;
  358. }
  359. void ath_paprd_calibrate(struct work_struct *work)
  360. {
  361. struct ath_softc *sc = container_of(work, struct ath_softc, paprd_work);
  362. struct ieee80211_hw *hw = sc->hw;
  363. struct ath_hw *ah = sc->sc_ah;
  364. struct ieee80211_hdr *hdr;
  365. struct sk_buff *skb = NULL;
  366. struct ath9k_hw_cal_data *caldata = ah->caldata;
  367. struct ath_common *common = ath9k_hw_common(ah);
  368. int ftype;
  369. int chain_ok = 0;
  370. int chain;
  371. int len = 1800;
  372. if (!caldata)
  373. return;
  374. ath9k_ps_wakeup(sc);
  375. if (ar9003_paprd_init_table(ah) < 0)
  376. goto fail_paprd;
  377. skb = alloc_skb(len, GFP_KERNEL);
  378. if (!skb)
  379. goto fail_paprd;
  380. skb_put(skb, len);
  381. memset(skb->data, 0, len);
  382. hdr = (struct ieee80211_hdr *)skb->data;
  383. ftype = IEEE80211_FTYPE_DATA | IEEE80211_STYPE_NULLFUNC;
  384. hdr->frame_control = cpu_to_le16(ftype);
  385. hdr->duration_id = cpu_to_le16(10);
  386. memcpy(hdr->addr1, hw->wiphy->perm_addr, ETH_ALEN);
  387. memcpy(hdr->addr2, hw->wiphy->perm_addr, ETH_ALEN);
  388. memcpy(hdr->addr3, hw->wiphy->perm_addr, ETH_ALEN);
  389. for (chain = 0; chain < AR9300_MAX_CHAINS; chain++) {
  390. if (!(ah->txchainmask & BIT(chain)))
  391. continue;
  392. chain_ok = 0;
  393. ath_dbg(common, ATH_DBG_CALIBRATE,
  394. "Sending PAPRD frame for thermal measurement "
  395. "on chain %d\n", chain);
  396. if (!ath_paprd_send_frame(sc, skb, chain))
  397. goto fail_paprd;
  398. ar9003_paprd_setup_gain_table(ah, chain);
  399. ath_dbg(common, ATH_DBG_CALIBRATE,
  400. "Sending PAPRD training frame on chain %d\n", chain);
  401. if (!ath_paprd_send_frame(sc, skb, chain))
  402. goto fail_paprd;
  403. if (!ar9003_paprd_is_done(ah)) {
  404. ath_dbg(common, ATH_DBG_CALIBRATE,
  405. "PAPRD not yet done on chain %d\n", chain);
  406. break;
  407. }
  408. if (ar9003_paprd_create_curve(ah, caldata, chain)) {
  409. ath_dbg(common, ATH_DBG_CALIBRATE,
  410. "PAPRD create curve failed on chain %d\n",
  411. chain);
  412. break;
  413. }
  414. chain_ok = 1;
  415. }
  416. kfree_skb(skb);
  417. if (chain_ok) {
  418. caldata->paprd_done = true;
  419. ath_paprd_activate(sc);
  420. }
  421. fail_paprd:
  422. ath9k_ps_restore(sc);
  423. }
  424. /*
  425. * This routine performs the periodic noise floor calibration function
  426. * that is used to adjust and optimize the chip performance. This
  427. * takes environmental changes (location, temperature) into account.
  428. * When the task is complete, it reschedules itself depending on the
  429. * appropriate interval that was calculated.
  430. */
  431. void ath_ani_calibrate(unsigned long data)
  432. {
  433. struct ath_softc *sc = (struct ath_softc *)data;
  434. struct ath_hw *ah = sc->sc_ah;
  435. struct ath_common *common = ath9k_hw_common(ah);
  436. bool longcal = false;
  437. bool shortcal = false;
  438. bool aniflag = false;
  439. unsigned int timestamp = jiffies_to_msecs(jiffies);
  440. u32 cal_interval, short_cal_interval, long_cal_interval;
  441. unsigned long flags;
  442. if (ah->caldata && ah->caldata->nfcal_interference)
  443. long_cal_interval = ATH_LONG_CALINTERVAL_INT;
  444. else
  445. long_cal_interval = ATH_LONG_CALINTERVAL;
  446. short_cal_interval = (ah->opmode == NL80211_IFTYPE_AP) ?
  447. ATH_AP_SHORT_CALINTERVAL : ATH_STA_SHORT_CALINTERVAL;
  448. /* Only calibrate if awake */
  449. if (sc->sc_ah->power_mode != ATH9K_PM_AWAKE)
  450. goto set_timer;
  451. ath9k_ps_wakeup(sc);
  452. /* Long calibration runs independently of short calibration. */
  453. if ((timestamp - common->ani.longcal_timer) >= long_cal_interval) {
  454. longcal = true;
  455. common->ani.longcal_timer = timestamp;
  456. }
  457. /* Short calibration applies only while caldone is false */
  458. if (!common->ani.caldone) {
  459. if ((timestamp - common->ani.shortcal_timer) >= short_cal_interval) {
  460. shortcal = true;
  461. common->ani.shortcal_timer = timestamp;
  462. common->ani.resetcal_timer = timestamp;
  463. }
  464. } else {
  465. if ((timestamp - common->ani.resetcal_timer) >=
  466. ATH_RESTART_CALINTERVAL) {
  467. common->ani.caldone = ath9k_hw_reset_calvalid(ah);
  468. if (common->ani.caldone)
  469. common->ani.resetcal_timer = timestamp;
  470. }
  471. }
  472. /* Verify whether we must check ANI */
  473. if (sc->sc_ah->config.enable_ani
  474. && (timestamp - common->ani.checkani_timer) >=
  475. ah->config.ani_poll_interval) {
  476. aniflag = true;
  477. common->ani.checkani_timer = timestamp;
  478. }
  479. /* Call ANI routine if necessary */
  480. if (aniflag) {
  481. spin_lock_irqsave(&common->cc_lock, flags);
  482. ath9k_hw_ani_monitor(ah, ah->curchan);
  483. ath_update_survey_stats(sc);
  484. spin_unlock_irqrestore(&common->cc_lock, flags);
  485. }
  486. /* Perform calibration if necessary */
  487. if (longcal || shortcal) {
  488. common->ani.caldone =
  489. ath9k_hw_calibrate(ah, ah->curchan,
  490. ah->rxchainmask, longcal);
  491. }
  492. ath_dbg(common, ATH_DBG_ANI,
  493. "Calibration @%lu finished: %s %s %s, caldone: %s\n", jiffies,
  494. longcal ? "long" : "", shortcal ? "short" : "",
  495. aniflag ? "ani" : "", common->ani.caldone ? "true" : "false");
  496. ath9k_ps_restore(sc);
  497. set_timer:
  498. /*
  499. * Set timer interval based on previous results.
  500. * The interval must be the shortest necessary to satisfy ANI,
  501. * short calibration and long calibration.
  502. */
  503. ath9k_debug_samp_bb_mac(sc);
  504. cal_interval = ATH_LONG_CALINTERVAL;
  505. if (sc->sc_ah->config.enable_ani)
  506. cal_interval = min(cal_interval,
  507. (u32)ah->config.ani_poll_interval);
  508. if (!common->ani.caldone)
  509. cal_interval = min(cal_interval, (u32)short_cal_interval);
  510. mod_timer(&common->ani.timer, jiffies + msecs_to_jiffies(cal_interval));
  511. if ((sc->sc_ah->caps.hw_caps & ATH9K_HW_CAP_PAPRD) && ah->caldata) {
  512. if (!ah->caldata->paprd_done)
  513. ieee80211_queue_work(sc->hw, &sc->paprd_work);
  514. else if (!ah->paprd_table_write_done)
  515. ath_paprd_activate(sc);
  516. }
  517. }
  518. static void ath_node_attach(struct ath_softc *sc, struct ieee80211_sta *sta,
  519. struct ieee80211_vif *vif)
  520. {
  521. struct ath_node *an;
  522. an = (struct ath_node *)sta->drv_priv;
  523. #ifdef CONFIG_ATH9K_DEBUGFS
  524. spin_lock(&sc->nodes_lock);
  525. list_add(&an->list, &sc->nodes);
  526. spin_unlock(&sc->nodes_lock);
  527. #endif
  528. an->sta = sta;
  529. an->vif = vif;
  530. if (sc->sc_flags & SC_OP_TXAGGR) {
  531. ath_tx_node_init(sc, an);
  532. an->maxampdu = 1 << (IEEE80211_HT_MAX_AMPDU_FACTOR +
  533. sta->ht_cap.ampdu_factor);
  534. an->mpdudensity = parse_mpdudensity(sta->ht_cap.ampdu_density);
  535. }
  536. }
  537. static void ath_node_detach(struct ath_softc *sc, struct ieee80211_sta *sta)
  538. {
  539. struct ath_node *an = (struct ath_node *)sta->drv_priv;
  540. #ifdef CONFIG_ATH9K_DEBUGFS
  541. spin_lock(&sc->nodes_lock);
  542. list_del(&an->list);
  543. spin_unlock(&sc->nodes_lock);
  544. an->sta = NULL;
  545. #endif
  546. if (sc->sc_flags & SC_OP_TXAGGR)
  547. ath_tx_node_cleanup(sc, an);
  548. }
  549. void ath9k_tasklet(unsigned long data)
  550. {
  551. struct ath_softc *sc = (struct ath_softc *)data;
  552. struct ath_hw *ah = sc->sc_ah;
  553. struct ath_common *common = ath9k_hw_common(ah);
  554. u32 status = sc->intrstatus;
  555. u32 rxmask;
  556. ath9k_ps_wakeup(sc);
  557. spin_lock(&sc->sc_pcu_lock);
  558. if ((status & ATH9K_INT_FATAL) ||
  559. (status & ATH9K_INT_BB_WATCHDOG)) {
  560. #ifdef CONFIG_ATH9K_DEBUGFS
  561. enum ath_reset_type type;
  562. if (status & ATH9K_INT_FATAL)
  563. type = RESET_TYPE_FATAL_INT;
  564. else
  565. type = RESET_TYPE_BB_WATCHDOG;
  566. RESET_STAT_INC(sc, type);
  567. #endif
  568. ieee80211_queue_work(sc->hw, &sc->hw_reset_work);
  569. goto out;
  570. }
  571. /*
  572. * Only run the baseband hang check if beacons stop working in AP or
  573. * IBSS mode, because it has a high false positive rate. For station
  574. * mode it should not be necessary, since the upper layers will detect
  575. * this through a beacon miss automatically and the following channel
  576. * change will trigger a hardware reset anyway
  577. */
  578. if (ath9k_hw_numtxpending(ah, sc->beacon.beaconq) != 0 &&
  579. !ath9k_hw_check_alive(ah))
  580. ieee80211_queue_work(sc->hw, &sc->hw_check_work);
  581. if ((status & ATH9K_INT_TSFOOR) && sc->ps_enabled) {
  582. /*
  583. * TSF sync does not look correct; remain awake to sync with
  584. * the next Beacon.
  585. */
  586. ath_dbg(common, ATH_DBG_PS,
  587. "TSFOOR - Sync with next Beacon\n");
  588. sc->ps_flags |= PS_WAIT_FOR_BEACON | PS_BEACON_SYNC;
  589. }
  590. if (ah->caps.hw_caps & ATH9K_HW_CAP_EDMA)
  591. rxmask = (ATH9K_INT_RXHP | ATH9K_INT_RXLP | ATH9K_INT_RXEOL |
  592. ATH9K_INT_RXORN);
  593. else
  594. rxmask = (ATH9K_INT_RX | ATH9K_INT_RXEOL | ATH9K_INT_RXORN);
  595. if (status & rxmask) {
  596. /* Check for high priority Rx first */
  597. if ((ah->caps.hw_caps & ATH9K_HW_CAP_EDMA) &&
  598. (status & ATH9K_INT_RXHP))
  599. ath_rx_tasklet(sc, 0, true);
  600. ath_rx_tasklet(sc, 0, false);
  601. }
  602. if (status & ATH9K_INT_TX) {
  603. if (ah->caps.hw_caps & ATH9K_HW_CAP_EDMA)
  604. ath_tx_edma_tasklet(sc);
  605. else
  606. ath_tx_tasklet(sc);
  607. }
  608. if (ah->btcoex_hw.scheme == ATH_BTCOEX_CFG_3WIRE)
  609. if (status & ATH9K_INT_GENTIMER)
  610. ath_gen_timer_isr(sc->sc_ah);
  611. if (status & ATH9K_INT_MCI)
  612. ath_mci_intr(sc);
  613. out:
  614. /* re-enable hardware interrupt */
  615. ath9k_hw_enable_interrupts(ah);
  616. spin_unlock(&sc->sc_pcu_lock);
  617. ath9k_ps_restore(sc);
  618. }
  619. irqreturn_t ath_isr(int irq, void *dev)
  620. {
  621. #define SCHED_INTR ( \
  622. ATH9K_INT_FATAL | \
  623. ATH9K_INT_BB_WATCHDOG | \
  624. ATH9K_INT_RXORN | \
  625. ATH9K_INT_RXEOL | \
  626. ATH9K_INT_RX | \
  627. ATH9K_INT_RXLP | \
  628. ATH9K_INT_RXHP | \
  629. ATH9K_INT_TX | \
  630. ATH9K_INT_BMISS | \
  631. ATH9K_INT_CST | \
  632. ATH9K_INT_TSFOOR | \
  633. ATH9K_INT_GENTIMER | \
  634. ATH9K_INT_MCI)
  635. struct ath_softc *sc = dev;
  636. struct ath_hw *ah = sc->sc_ah;
  637. struct ath_common *common = ath9k_hw_common(ah);
  638. enum ath9k_int status;
  639. bool sched = false;
  640. /*
  641. * The hardware is not ready/present, don't
  642. * touch anything. Note this can happen early
  643. * on if the IRQ is shared.
  644. */
  645. if (sc->sc_flags & SC_OP_INVALID)
  646. return IRQ_NONE;
  647. /* shared irq, not for us */
  648. if (!ath9k_hw_intrpend(ah))
  649. return IRQ_NONE;
  650. /*
  651. * Figure out the reason(s) for the interrupt. Note
  652. * that the hal returns a pseudo-ISR that may include
  653. * bits we haven't explicitly enabled so we mask the
  654. * value to insure we only process bits we requested.
  655. */
  656. ath9k_hw_getisr(ah, &status); /* NB: clears ISR too */
  657. status &= ah->imask; /* discard unasked-for bits */
  658. /*
  659. * If there are no status bits set, then this interrupt was not
  660. * for me (should have been caught above).
  661. */
  662. if (!status)
  663. return IRQ_NONE;
  664. /* Cache the status */
  665. sc->intrstatus = status;
  666. if (status & SCHED_INTR)
  667. sched = true;
  668. /*
  669. * If a FATAL or RXORN interrupt is received, we have to reset the
  670. * chip immediately.
  671. */
  672. if ((status & ATH9K_INT_FATAL) || ((status & ATH9K_INT_RXORN) &&
  673. !(ah->caps.hw_caps & ATH9K_HW_CAP_EDMA)))
  674. goto chip_reset;
  675. if ((ah->caps.hw_caps & ATH9K_HW_CAP_EDMA) &&
  676. (status & ATH9K_INT_BB_WATCHDOG)) {
  677. spin_lock(&common->cc_lock);
  678. ath_hw_cycle_counters_update(common);
  679. ar9003_hw_bb_watchdog_dbg_info(ah);
  680. spin_unlock(&common->cc_lock);
  681. goto chip_reset;
  682. }
  683. if (status & ATH9K_INT_SWBA)
  684. tasklet_schedule(&sc->bcon_tasklet);
  685. if (status & ATH9K_INT_TXURN)
  686. ath9k_hw_updatetxtriglevel(ah, true);
  687. if (status & ATH9K_INT_RXEOL) {
  688. ah->imask &= ~(ATH9K_INT_RXEOL | ATH9K_INT_RXORN);
  689. ath9k_hw_set_interrupts(ah);
  690. }
  691. if (status & ATH9K_INT_MIB) {
  692. /*
  693. * Disable interrupts until we service the MIB
  694. * interrupt; otherwise it will continue to
  695. * fire.
  696. */
  697. ath9k_hw_disable_interrupts(ah);
  698. /*
  699. * Let the hal handle the event. We assume
  700. * it will clear whatever condition caused
  701. * the interrupt.
  702. */
  703. spin_lock(&common->cc_lock);
  704. ath9k_hw_proc_mib_event(ah);
  705. spin_unlock(&common->cc_lock);
  706. ath9k_hw_enable_interrupts(ah);
  707. }
  708. if (!(ah->caps.hw_caps & ATH9K_HW_CAP_AUTOSLEEP))
  709. if (status & ATH9K_INT_TIM_TIMER) {
  710. if (ATH_DBG_WARN_ON_ONCE(sc->ps_idle))
  711. goto chip_reset;
  712. /* Clear RxAbort bit so that we can
  713. * receive frames */
  714. ath9k_setpower(sc, ATH9K_PM_AWAKE);
  715. ath9k_hw_setrxabort(sc->sc_ah, 0);
  716. sc->ps_flags |= PS_WAIT_FOR_BEACON;
  717. }
  718. chip_reset:
  719. ath_debug_stat_interrupt(sc, status);
  720. if (sched) {
  721. /* turn off every interrupt */
  722. ath9k_hw_disable_interrupts(ah);
  723. tasklet_schedule(&sc->intr_tq);
  724. }
  725. return IRQ_HANDLED;
  726. #undef SCHED_INTR
  727. }
  728. static int ath_reset(struct ath_softc *sc, bool retry_tx)
  729. {
  730. int r;
  731. ath9k_ps_wakeup(sc);
  732. r = ath_reset_internal(sc, NULL, retry_tx);
  733. if (retry_tx) {
  734. int i;
  735. for (i = 0; i < ATH9K_NUM_TX_QUEUES; i++) {
  736. if (ATH_TXQ_SETUP(sc, i)) {
  737. spin_lock_bh(&sc->tx.txq[i].axq_lock);
  738. ath_txq_schedule(sc, &sc->tx.txq[i]);
  739. spin_unlock_bh(&sc->tx.txq[i].axq_lock);
  740. }
  741. }
  742. }
  743. ath9k_ps_restore(sc);
  744. return r;
  745. }
  746. void ath_reset_work(struct work_struct *work)
  747. {
  748. struct ath_softc *sc = container_of(work, struct ath_softc, hw_reset_work);
  749. ath_reset(sc, true);
  750. }
  751. void ath_hw_check(struct work_struct *work)
  752. {
  753. struct ath_softc *sc = container_of(work, struct ath_softc, hw_check_work);
  754. struct ath_common *common = ath9k_hw_common(sc->sc_ah);
  755. unsigned long flags;
  756. int busy;
  757. ath9k_ps_wakeup(sc);
  758. if (ath9k_hw_check_alive(sc->sc_ah))
  759. goto out;
  760. spin_lock_irqsave(&common->cc_lock, flags);
  761. busy = ath_update_survey_stats(sc);
  762. spin_unlock_irqrestore(&common->cc_lock, flags);
  763. ath_dbg(common, ATH_DBG_RESET, "Possible baseband hang, "
  764. "busy=%d (try %d)\n", busy, sc->hw_busy_count + 1);
  765. if (busy >= 99) {
  766. if (++sc->hw_busy_count >= 3) {
  767. RESET_STAT_INC(sc, RESET_TYPE_BB_HANG);
  768. ieee80211_queue_work(sc->hw, &sc->hw_reset_work);
  769. }
  770. } else if (busy >= 0)
  771. sc->hw_busy_count = 0;
  772. out:
  773. ath9k_ps_restore(sc);
  774. }
  775. static void ath_hw_pll_rx_hang_check(struct ath_softc *sc, u32 pll_sqsum)
  776. {
  777. static int count;
  778. struct ath_common *common = ath9k_hw_common(sc->sc_ah);
  779. if (pll_sqsum >= 0x40000) {
  780. count++;
  781. if (count == 3) {
  782. /* Rx is hung for more than 500ms. Reset it */
  783. ath_dbg(common, ATH_DBG_RESET,
  784. "Possible RX hang, resetting");
  785. RESET_STAT_INC(sc, RESET_TYPE_PLL_HANG);
  786. ieee80211_queue_work(sc->hw, &sc->hw_reset_work);
  787. count = 0;
  788. }
  789. } else
  790. count = 0;
  791. }
  792. void ath_hw_pll_work(struct work_struct *work)
  793. {
  794. struct ath_softc *sc = container_of(work, struct ath_softc,
  795. hw_pll_work.work);
  796. u32 pll_sqsum;
  797. if (AR_SREV_9485(sc->sc_ah)) {
  798. ath9k_ps_wakeup(sc);
  799. pll_sqsum = ar9003_get_pll_sqsum_dvc(sc->sc_ah);
  800. ath9k_ps_restore(sc);
  801. ath_hw_pll_rx_hang_check(sc, pll_sqsum);
  802. ieee80211_queue_delayed_work(sc->hw, &sc->hw_pll_work, HZ/5);
  803. }
  804. }
  805. /**********************/
  806. /* mac80211 callbacks */
  807. /**********************/
  808. static int ath9k_start(struct ieee80211_hw *hw)
  809. {
  810. struct ath_softc *sc = hw->priv;
  811. struct ath_hw *ah = sc->sc_ah;
  812. struct ath_common *common = ath9k_hw_common(ah);
  813. struct ieee80211_channel *curchan = hw->conf.channel;
  814. struct ath9k_channel *init_channel;
  815. int r;
  816. ath_dbg(common, ATH_DBG_CONFIG,
  817. "Starting driver with initial channel: %d MHz\n",
  818. curchan->center_freq);
  819. ath9k_ps_wakeup(sc);
  820. mutex_lock(&sc->mutex);
  821. /* setup initial channel */
  822. sc->chan_idx = curchan->hw_value;
  823. init_channel = ath9k_cmn_get_curchannel(hw, ah);
  824. /* Reset SERDES registers */
  825. ath9k_hw_configpcipowersave(ah, false);
  826. /*
  827. * The basic interface to setting the hardware in a good
  828. * state is ``reset''. On return the hardware is known to
  829. * be powered up and with interrupts disabled. This must
  830. * be followed by initialization of the appropriate bits
  831. * and then setup of the interrupt mask.
  832. */
  833. spin_lock_bh(&sc->sc_pcu_lock);
  834. atomic_set(&ah->intr_ref_cnt, -1);
  835. r = ath9k_hw_reset(ah, init_channel, ah->caldata, false);
  836. if (r) {
  837. ath_err(common,
  838. "Unable to reset hardware; reset status %d (freq %u MHz)\n",
  839. r, curchan->center_freq);
  840. spin_unlock_bh(&sc->sc_pcu_lock);
  841. goto mutex_unlock;
  842. }
  843. /* Setup our intr mask. */
  844. ah->imask = ATH9K_INT_TX | ATH9K_INT_RXEOL |
  845. ATH9K_INT_RXORN | ATH9K_INT_FATAL |
  846. ATH9K_INT_GLOBAL;
  847. if (ah->caps.hw_caps & ATH9K_HW_CAP_EDMA)
  848. ah->imask |= ATH9K_INT_RXHP |
  849. ATH9K_INT_RXLP |
  850. ATH9K_INT_BB_WATCHDOG;
  851. else
  852. ah->imask |= ATH9K_INT_RX;
  853. ah->imask |= ATH9K_INT_GTT;
  854. if (ah->caps.hw_caps & ATH9K_HW_CAP_HT)
  855. ah->imask |= ATH9K_INT_CST;
  856. if (ah->caps.hw_caps & ATH9K_HW_CAP_MCI)
  857. ah->imask |= ATH9K_INT_MCI;
  858. sc->sc_flags &= ~SC_OP_INVALID;
  859. sc->sc_ah->is_monitoring = false;
  860. /* Disable BMISS interrupt when we're not associated */
  861. ah->imask &= ~(ATH9K_INT_SWBA | ATH9K_INT_BMISS);
  862. if (!ath_complete_reset(sc, false)) {
  863. r = -EIO;
  864. spin_unlock_bh(&sc->sc_pcu_lock);
  865. goto mutex_unlock;
  866. }
  867. if (ah->led_pin >= 0) {
  868. ath9k_hw_cfg_output(ah, ah->led_pin,
  869. AR_GPIO_OUTPUT_MUX_AS_OUTPUT);
  870. ath9k_hw_set_gpio(ah, ah->led_pin, 0);
  871. }
  872. /*
  873. * Reset key cache to sane defaults (all entries cleared) instead of
  874. * semi-random values after suspend/resume.
  875. */
  876. ath9k_cmn_init_crypto(sc->sc_ah);
  877. spin_unlock_bh(&sc->sc_pcu_lock);
  878. if ((ah->btcoex_hw.scheme != ATH_BTCOEX_CFG_NONE) &&
  879. !ah->btcoex_hw.enabled) {
  880. if (!(sc->sc_ah->caps.hw_caps & ATH9K_HW_CAP_MCI))
  881. ath9k_hw_btcoex_set_weight(ah, AR_BT_COEX_WGHT,
  882. AR_STOMP_LOW_WLAN_WGHT);
  883. ath9k_hw_btcoex_enable(ah);
  884. if (ah->btcoex_hw.scheme == ATH_BTCOEX_CFG_3WIRE)
  885. ath9k_btcoex_timer_resume(sc);
  886. }
  887. if (ah->caps.pcie_lcr_extsync_en && common->bus_ops->extn_synch_en)
  888. common->bus_ops->extn_synch_en(common);
  889. mutex_unlock:
  890. mutex_unlock(&sc->mutex);
  891. ath9k_ps_restore(sc);
  892. return r;
  893. }
  894. static void ath9k_tx(struct ieee80211_hw *hw, struct sk_buff *skb)
  895. {
  896. struct ath_softc *sc = hw->priv;
  897. struct ath_common *common = ath9k_hw_common(sc->sc_ah);
  898. struct ath_tx_control txctl;
  899. struct ieee80211_hdr *hdr = (struct ieee80211_hdr *) skb->data;
  900. if (sc->ps_enabled) {
  901. /*
  902. * mac80211 does not set PM field for normal data frames, so we
  903. * need to update that based on the current PS mode.
  904. */
  905. if (ieee80211_is_data(hdr->frame_control) &&
  906. !ieee80211_is_nullfunc(hdr->frame_control) &&
  907. !ieee80211_has_pm(hdr->frame_control)) {
  908. ath_dbg(common, ATH_DBG_PS,
  909. "Add PM=1 for a TX frame while in PS mode\n");
  910. hdr->frame_control |= cpu_to_le16(IEEE80211_FCTL_PM);
  911. }
  912. }
  913. /*
  914. * Cannot tx while the hardware is in full sleep, it first needs a full
  915. * chip reset to recover from that
  916. */
  917. if (unlikely(sc->sc_ah->power_mode == ATH9K_PM_FULL_SLEEP))
  918. goto exit;
  919. if (unlikely(sc->sc_ah->power_mode != ATH9K_PM_AWAKE)) {
  920. /*
  921. * We are using PS-Poll and mac80211 can request TX while in
  922. * power save mode. Need to wake up hardware for the TX to be
  923. * completed and if needed, also for RX of buffered frames.
  924. */
  925. ath9k_ps_wakeup(sc);
  926. if (!(sc->sc_ah->caps.hw_caps & ATH9K_HW_CAP_AUTOSLEEP))
  927. ath9k_hw_setrxabort(sc->sc_ah, 0);
  928. if (ieee80211_is_pspoll(hdr->frame_control)) {
  929. ath_dbg(common, ATH_DBG_PS,
  930. "Sending PS-Poll to pick a buffered frame\n");
  931. sc->ps_flags |= PS_WAIT_FOR_PSPOLL_DATA;
  932. } else {
  933. ath_dbg(common, ATH_DBG_PS,
  934. "Wake up to complete TX\n");
  935. sc->ps_flags |= PS_WAIT_FOR_TX_ACK;
  936. }
  937. /*
  938. * The actual restore operation will happen only after
  939. * the sc_flags bit is cleared. We are just dropping
  940. * the ps_usecount here.
  941. */
  942. ath9k_ps_restore(sc);
  943. }
  944. memset(&txctl, 0, sizeof(struct ath_tx_control));
  945. txctl.txq = sc->tx.txq_map[skb_get_queue_mapping(skb)];
  946. ath_dbg(common, ATH_DBG_XMIT, "transmitting packet, skb: %p\n", skb);
  947. if (ath_tx_start(hw, skb, &txctl) != 0) {
  948. ath_dbg(common, ATH_DBG_XMIT, "TX failed\n");
  949. goto exit;
  950. }
  951. return;
  952. exit:
  953. dev_kfree_skb_any(skb);
  954. }
  955. static void ath9k_stop(struct ieee80211_hw *hw)
  956. {
  957. struct ath_softc *sc = hw->priv;
  958. struct ath_hw *ah = sc->sc_ah;
  959. struct ath_common *common = ath9k_hw_common(ah);
  960. bool prev_idle;
  961. mutex_lock(&sc->mutex);
  962. ath_cancel_work(sc);
  963. if (sc->sc_flags & SC_OP_INVALID) {
  964. ath_dbg(common, ATH_DBG_ANY, "Device not present\n");
  965. mutex_unlock(&sc->mutex);
  966. return;
  967. }
  968. /* Ensure HW is awake when we try to shut it down. */
  969. ath9k_ps_wakeup(sc);
  970. if (ah->btcoex_hw.enabled) {
  971. ath9k_hw_btcoex_disable(ah);
  972. if (ah->btcoex_hw.scheme == ATH_BTCOEX_CFG_3WIRE)
  973. ath9k_btcoex_timer_pause(sc);
  974. ath_mci_flush_profile(&sc->btcoex.mci);
  975. }
  976. spin_lock_bh(&sc->sc_pcu_lock);
  977. /* prevent tasklets to enable interrupts once we disable them */
  978. ah->imask &= ~ATH9K_INT_GLOBAL;
  979. /* make sure h/w will not generate any interrupt
  980. * before setting the invalid flag. */
  981. ath9k_hw_disable_interrupts(ah);
  982. spin_unlock_bh(&sc->sc_pcu_lock);
  983. /* we can now sync irq and kill any running tasklets, since we already
  984. * disabled interrupts and not holding a spin lock */
  985. synchronize_irq(sc->irq);
  986. tasklet_kill(&sc->intr_tq);
  987. tasklet_kill(&sc->bcon_tasklet);
  988. prev_idle = sc->ps_idle;
  989. sc->ps_idle = true;
  990. spin_lock_bh(&sc->sc_pcu_lock);
  991. if (ah->led_pin >= 0) {
  992. ath9k_hw_set_gpio(ah, ah->led_pin, 1);
  993. ath9k_hw_cfg_gpio_input(ah, ah->led_pin);
  994. }
  995. ath_prepare_reset(sc, false, true);
  996. if (sc->rx.frag) {
  997. dev_kfree_skb_any(sc->rx.frag);
  998. sc->rx.frag = NULL;
  999. }
  1000. if (!ah->curchan)
  1001. ah->curchan = ath9k_cmn_get_curchannel(hw, ah);
  1002. ath9k_hw_reset(ah, ah->curchan, ah->caldata, false);
  1003. ath9k_hw_phy_disable(ah);
  1004. ath9k_hw_configpcipowersave(ah, true);
  1005. spin_unlock_bh(&sc->sc_pcu_lock);
  1006. ath9k_ps_restore(sc);
  1007. sc->sc_flags |= SC_OP_INVALID;
  1008. sc->ps_idle = prev_idle;
  1009. mutex_unlock(&sc->mutex);
  1010. ath_dbg(common, ATH_DBG_CONFIG, "Driver halt\n");
  1011. }
  1012. bool ath9k_uses_beacons(int type)
  1013. {
  1014. switch (type) {
  1015. case NL80211_IFTYPE_AP:
  1016. case NL80211_IFTYPE_ADHOC:
  1017. case NL80211_IFTYPE_MESH_POINT:
  1018. return true;
  1019. default:
  1020. return false;
  1021. }
  1022. }
  1023. static void ath9k_reclaim_beacon(struct ath_softc *sc,
  1024. struct ieee80211_vif *vif)
  1025. {
  1026. struct ath_vif *avp = (void *)vif->drv_priv;
  1027. ath9k_set_beaconing_status(sc, false);
  1028. ath_beacon_return(sc, avp);
  1029. ath9k_set_beaconing_status(sc, true);
  1030. sc->sc_flags &= ~SC_OP_BEACONS;
  1031. }
  1032. static void ath9k_vif_iter(void *data, u8 *mac, struct ieee80211_vif *vif)
  1033. {
  1034. struct ath9k_vif_iter_data *iter_data = data;
  1035. int i;
  1036. if (iter_data->hw_macaddr)
  1037. for (i = 0; i < ETH_ALEN; i++)
  1038. iter_data->mask[i] &=
  1039. ~(iter_data->hw_macaddr[i] ^ mac[i]);
  1040. switch (vif->type) {
  1041. case NL80211_IFTYPE_AP:
  1042. iter_data->naps++;
  1043. break;
  1044. case NL80211_IFTYPE_STATION:
  1045. iter_data->nstations++;
  1046. break;
  1047. case NL80211_IFTYPE_ADHOC:
  1048. iter_data->nadhocs++;
  1049. break;
  1050. case NL80211_IFTYPE_MESH_POINT:
  1051. iter_data->nmeshes++;
  1052. break;
  1053. case NL80211_IFTYPE_WDS:
  1054. iter_data->nwds++;
  1055. break;
  1056. default:
  1057. iter_data->nothers++;
  1058. break;
  1059. }
  1060. }
  1061. /* Called with sc->mutex held. */
  1062. void ath9k_calculate_iter_data(struct ieee80211_hw *hw,
  1063. struct ieee80211_vif *vif,
  1064. struct ath9k_vif_iter_data *iter_data)
  1065. {
  1066. struct ath_softc *sc = hw->priv;
  1067. struct ath_hw *ah = sc->sc_ah;
  1068. struct ath_common *common = ath9k_hw_common(ah);
  1069. /*
  1070. * Use the hardware MAC address as reference, the hardware uses it
  1071. * together with the BSSID mask when matching addresses.
  1072. */
  1073. memset(iter_data, 0, sizeof(*iter_data));
  1074. iter_data->hw_macaddr = common->macaddr;
  1075. memset(&iter_data->mask, 0xff, ETH_ALEN);
  1076. if (vif)
  1077. ath9k_vif_iter(iter_data, vif->addr, vif);
  1078. /* Get list of all active MAC addresses */
  1079. ieee80211_iterate_active_interfaces_atomic(sc->hw, ath9k_vif_iter,
  1080. iter_data);
  1081. }
  1082. /* Called with sc->mutex held. */
  1083. static void ath9k_calculate_summary_state(struct ieee80211_hw *hw,
  1084. struct ieee80211_vif *vif)
  1085. {
  1086. struct ath_softc *sc = hw->priv;
  1087. struct ath_hw *ah = sc->sc_ah;
  1088. struct ath_common *common = ath9k_hw_common(ah);
  1089. struct ath9k_vif_iter_data iter_data;
  1090. ath9k_calculate_iter_data(hw, vif, &iter_data);
  1091. /* Set BSSID mask. */
  1092. memcpy(common->bssidmask, iter_data.mask, ETH_ALEN);
  1093. ath_hw_setbssidmask(common);
  1094. /* Set op-mode & TSF */
  1095. if (iter_data.naps > 0) {
  1096. ath9k_hw_set_tsfadjust(ah, 1);
  1097. sc->sc_flags |= SC_OP_TSF_RESET;
  1098. ah->opmode = NL80211_IFTYPE_AP;
  1099. } else {
  1100. ath9k_hw_set_tsfadjust(ah, 0);
  1101. sc->sc_flags &= ~SC_OP_TSF_RESET;
  1102. if (iter_data.nmeshes)
  1103. ah->opmode = NL80211_IFTYPE_MESH_POINT;
  1104. else if (iter_data.nwds)
  1105. ah->opmode = NL80211_IFTYPE_AP;
  1106. else if (iter_data.nadhocs)
  1107. ah->opmode = NL80211_IFTYPE_ADHOC;
  1108. else
  1109. ah->opmode = NL80211_IFTYPE_STATION;
  1110. }
  1111. /*
  1112. * Enable MIB interrupts when there are hardware phy counters.
  1113. */
  1114. if ((iter_data.nstations + iter_data.nadhocs + iter_data.nmeshes) > 0) {
  1115. if (ah->config.enable_ani)
  1116. ah->imask |= ATH9K_INT_MIB;
  1117. ah->imask |= ATH9K_INT_TSFOOR;
  1118. } else {
  1119. ah->imask &= ~ATH9K_INT_MIB;
  1120. ah->imask &= ~ATH9K_INT_TSFOOR;
  1121. }
  1122. ath9k_hw_set_interrupts(ah);
  1123. /* Set up ANI */
  1124. if (iter_data.naps > 0) {
  1125. sc->sc_ah->stats.avgbrssi = ATH_RSSI_DUMMY_MARKER;
  1126. if (!common->disable_ani) {
  1127. sc->sc_flags |= SC_OP_ANI_RUN;
  1128. ath_start_ani(common);
  1129. }
  1130. } else {
  1131. sc->sc_flags &= ~SC_OP_ANI_RUN;
  1132. del_timer_sync(&common->ani.timer);
  1133. }
  1134. }
  1135. /* Called with sc->mutex held, vif counts set up properly. */
  1136. static void ath9k_do_vif_add_setup(struct ieee80211_hw *hw,
  1137. struct ieee80211_vif *vif)
  1138. {
  1139. struct ath_softc *sc = hw->priv;
  1140. ath9k_calculate_summary_state(hw, vif);
  1141. if (ath9k_uses_beacons(vif->type)) {
  1142. int error;
  1143. /* This may fail because upper levels do not have beacons
  1144. * properly configured yet. That's OK, we assume it
  1145. * will be properly configured and then we will be notified
  1146. * in the info_changed method and set up beacons properly
  1147. * there.
  1148. */
  1149. ath9k_set_beaconing_status(sc, false);
  1150. error = ath_beacon_alloc(sc, vif);
  1151. if (!error)
  1152. ath_beacon_config(sc, vif);
  1153. ath9k_set_beaconing_status(sc, true);
  1154. }
  1155. }
  1156. static int ath9k_add_interface(struct ieee80211_hw *hw,
  1157. struct ieee80211_vif *vif)
  1158. {
  1159. struct ath_softc *sc = hw->priv;
  1160. struct ath_hw *ah = sc->sc_ah;
  1161. struct ath_common *common = ath9k_hw_common(ah);
  1162. int ret = 0;
  1163. ath9k_ps_wakeup(sc);
  1164. mutex_lock(&sc->mutex);
  1165. switch (vif->type) {
  1166. case NL80211_IFTYPE_STATION:
  1167. case NL80211_IFTYPE_WDS:
  1168. case NL80211_IFTYPE_ADHOC:
  1169. case NL80211_IFTYPE_AP:
  1170. case NL80211_IFTYPE_MESH_POINT:
  1171. break;
  1172. default:
  1173. ath_err(common, "Interface type %d not yet supported\n",
  1174. vif->type);
  1175. ret = -EOPNOTSUPP;
  1176. goto out;
  1177. }
  1178. if (ath9k_uses_beacons(vif->type)) {
  1179. if (sc->nbcnvifs >= ATH_BCBUF) {
  1180. ath_err(common, "Not enough beacon buffers when adding"
  1181. " new interface of type: %i\n",
  1182. vif->type);
  1183. ret = -ENOBUFS;
  1184. goto out;
  1185. }
  1186. }
  1187. if ((ah->opmode == NL80211_IFTYPE_ADHOC) ||
  1188. ((vif->type == NL80211_IFTYPE_ADHOC) &&
  1189. sc->nvifs > 0)) {
  1190. ath_err(common, "Cannot create ADHOC interface when other"
  1191. " interfaces already exist.\n");
  1192. ret = -EINVAL;
  1193. goto out;
  1194. }
  1195. ath_dbg(common, ATH_DBG_CONFIG,
  1196. "Attach a VIF of type: %d\n", vif->type);
  1197. sc->nvifs++;
  1198. ath9k_do_vif_add_setup(hw, vif);
  1199. out:
  1200. mutex_unlock(&sc->mutex);
  1201. ath9k_ps_restore(sc);
  1202. return ret;
  1203. }
  1204. static int ath9k_change_interface(struct ieee80211_hw *hw,
  1205. struct ieee80211_vif *vif,
  1206. enum nl80211_iftype new_type,
  1207. bool p2p)
  1208. {
  1209. struct ath_softc *sc = hw->priv;
  1210. struct ath_common *common = ath9k_hw_common(sc->sc_ah);
  1211. int ret = 0;
  1212. ath_dbg(common, ATH_DBG_CONFIG, "Change Interface\n");
  1213. mutex_lock(&sc->mutex);
  1214. ath9k_ps_wakeup(sc);
  1215. /* See if new interface type is valid. */
  1216. if ((new_type == NL80211_IFTYPE_ADHOC) &&
  1217. (sc->nvifs > 1)) {
  1218. ath_err(common, "When using ADHOC, it must be the only"
  1219. " interface.\n");
  1220. ret = -EINVAL;
  1221. goto out;
  1222. }
  1223. if (ath9k_uses_beacons(new_type) &&
  1224. !ath9k_uses_beacons(vif->type)) {
  1225. if (sc->nbcnvifs >= ATH_BCBUF) {
  1226. ath_err(common, "No beacon slot available\n");
  1227. ret = -ENOBUFS;
  1228. goto out;
  1229. }
  1230. }
  1231. /* Clean up old vif stuff */
  1232. if (ath9k_uses_beacons(vif->type))
  1233. ath9k_reclaim_beacon(sc, vif);
  1234. /* Add new settings */
  1235. vif->type = new_type;
  1236. vif->p2p = p2p;
  1237. ath9k_do_vif_add_setup(hw, vif);
  1238. out:
  1239. ath9k_ps_restore(sc);
  1240. mutex_unlock(&sc->mutex);
  1241. return ret;
  1242. }
  1243. static void ath9k_remove_interface(struct ieee80211_hw *hw,
  1244. struct ieee80211_vif *vif)
  1245. {
  1246. struct ath_softc *sc = hw->priv;
  1247. struct ath_common *common = ath9k_hw_common(sc->sc_ah);
  1248. ath_dbg(common, ATH_DBG_CONFIG, "Detach Interface\n");
  1249. ath9k_ps_wakeup(sc);
  1250. mutex_lock(&sc->mutex);
  1251. sc->nvifs--;
  1252. /* Reclaim beacon resources */
  1253. if (ath9k_uses_beacons(vif->type))
  1254. ath9k_reclaim_beacon(sc, vif);
  1255. ath9k_calculate_summary_state(hw, NULL);
  1256. mutex_unlock(&sc->mutex);
  1257. ath9k_ps_restore(sc);
  1258. }
  1259. static void ath9k_enable_ps(struct ath_softc *sc)
  1260. {
  1261. struct ath_hw *ah = sc->sc_ah;
  1262. sc->ps_enabled = true;
  1263. if (!(ah->caps.hw_caps & ATH9K_HW_CAP_AUTOSLEEP)) {
  1264. if ((ah->imask & ATH9K_INT_TIM_TIMER) == 0) {
  1265. ah->imask |= ATH9K_INT_TIM_TIMER;
  1266. ath9k_hw_set_interrupts(ah);
  1267. }
  1268. ath9k_hw_setrxabort(ah, 1);
  1269. }
  1270. }
  1271. static void ath9k_disable_ps(struct ath_softc *sc)
  1272. {
  1273. struct ath_hw *ah = sc->sc_ah;
  1274. sc->ps_enabled = false;
  1275. ath9k_hw_setpower(ah, ATH9K_PM_AWAKE);
  1276. if (!(ah->caps.hw_caps & ATH9K_HW_CAP_AUTOSLEEP)) {
  1277. ath9k_hw_setrxabort(ah, 0);
  1278. sc->ps_flags &= ~(PS_WAIT_FOR_BEACON |
  1279. PS_WAIT_FOR_CAB |
  1280. PS_WAIT_FOR_PSPOLL_DATA |
  1281. PS_WAIT_FOR_TX_ACK);
  1282. if (ah->imask & ATH9K_INT_TIM_TIMER) {
  1283. ah->imask &= ~ATH9K_INT_TIM_TIMER;
  1284. ath9k_hw_set_interrupts(ah);
  1285. }
  1286. }
  1287. }
  1288. static int ath9k_config(struct ieee80211_hw *hw, u32 changed)
  1289. {
  1290. struct ath_softc *sc = hw->priv;
  1291. struct ath_hw *ah = sc->sc_ah;
  1292. struct ath_common *common = ath9k_hw_common(ah);
  1293. struct ieee80211_conf *conf = &hw->conf;
  1294. ath9k_ps_wakeup(sc);
  1295. mutex_lock(&sc->mutex);
  1296. /*
  1297. * Leave this as the first check because we need to turn on the
  1298. * radio if it was disabled before prior to processing the rest
  1299. * of the changes. Likewise we must only disable the radio towards
  1300. * the end.
  1301. */
  1302. if (changed & IEEE80211_CONF_CHANGE_IDLE) {
  1303. sc->ps_idle = !!(conf->flags & IEEE80211_CONF_IDLE);
  1304. if (sc->ps_idle)
  1305. ath_cancel_work(sc);
  1306. }
  1307. /*
  1308. * We just prepare to enable PS. We have to wait until our AP has
  1309. * ACK'd our null data frame to disable RX otherwise we'll ignore
  1310. * those ACKs and end up retransmitting the same null data frames.
  1311. * IEEE80211_CONF_CHANGE_PS is only passed by mac80211 for STA mode.
  1312. */
  1313. if (changed & IEEE80211_CONF_CHANGE_PS) {
  1314. unsigned long flags;
  1315. spin_lock_irqsave(&sc->sc_pm_lock, flags);
  1316. if (conf->flags & IEEE80211_CONF_PS)
  1317. ath9k_enable_ps(sc);
  1318. else
  1319. ath9k_disable_ps(sc);
  1320. spin_unlock_irqrestore(&sc->sc_pm_lock, flags);
  1321. }
  1322. if (changed & IEEE80211_CONF_CHANGE_MONITOR) {
  1323. if (conf->flags & IEEE80211_CONF_MONITOR) {
  1324. ath_dbg(common, ATH_DBG_CONFIG,
  1325. "Monitor mode is enabled\n");
  1326. sc->sc_ah->is_monitoring = true;
  1327. } else {
  1328. ath_dbg(common, ATH_DBG_CONFIG,
  1329. "Monitor mode is disabled\n");
  1330. sc->sc_ah->is_monitoring = false;
  1331. }
  1332. }
  1333. if (changed & IEEE80211_CONF_CHANGE_CHANNEL) {
  1334. struct ieee80211_channel *curchan = hw->conf.channel;
  1335. struct ath9k_channel old_chan;
  1336. int pos = curchan->hw_value;
  1337. int old_pos = -1;
  1338. unsigned long flags;
  1339. if (ah->curchan)
  1340. old_pos = ah->curchan - &ah->channels[0];
  1341. if (hw->conf.flags & IEEE80211_CONF_OFFCHANNEL)
  1342. sc->sc_flags |= SC_OP_OFFCHANNEL;
  1343. else
  1344. sc->sc_flags &= ~SC_OP_OFFCHANNEL;
  1345. ath_dbg(common, ATH_DBG_CONFIG,
  1346. "Set channel: %d MHz type: %d\n",
  1347. curchan->center_freq, conf->channel_type);
  1348. /* update survey stats for the old channel before switching */
  1349. spin_lock_irqsave(&common->cc_lock, flags);
  1350. ath_update_survey_stats(sc);
  1351. spin_unlock_irqrestore(&common->cc_lock, flags);
  1352. /*
  1353. * Preserve the current channel values, before updating
  1354. * the same channel
  1355. */
  1356. if (old_pos == pos) {
  1357. memcpy(&old_chan, &sc->sc_ah->channels[pos],
  1358. sizeof(struct ath9k_channel));
  1359. ah->curchan = &old_chan;
  1360. }
  1361. ath9k_cmn_update_ichannel(&sc->sc_ah->channels[pos],
  1362. curchan, conf->channel_type);
  1363. /*
  1364. * If the operating channel changes, change the survey in-use flags
  1365. * along with it.
  1366. * Reset the survey data for the new channel, unless we're switching
  1367. * back to the operating channel from an off-channel operation.
  1368. */
  1369. if (!(hw->conf.flags & IEEE80211_CONF_OFFCHANNEL) &&
  1370. sc->cur_survey != &sc->survey[pos]) {
  1371. if (sc->cur_survey)
  1372. sc->cur_survey->filled &= ~SURVEY_INFO_IN_USE;
  1373. sc->cur_survey = &sc->survey[pos];
  1374. memset(sc->cur_survey, 0, sizeof(struct survey_info));
  1375. sc->cur_survey->filled |= SURVEY_INFO_IN_USE;
  1376. } else if (!(sc->survey[pos].filled & SURVEY_INFO_IN_USE)) {
  1377. memset(&sc->survey[pos], 0, sizeof(struct survey_info));
  1378. }
  1379. if (ath_set_channel(sc, hw, &sc->sc_ah->channels[pos]) < 0) {
  1380. ath_err(common, "Unable to set channel\n");
  1381. mutex_unlock(&sc->mutex);
  1382. return -EINVAL;
  1383. }
  1384. /*
  1385. * The most recent snapshot of channel->noisefloor for the old
  1386. * channel is only available after the hardware reset. Copy it to
  1387. * the survey stats now.
  1388. */
  1389. if (old_pos >= 0)
  1390. ath_update_survey_nf(sc, old_pos);
  1391. }
  1392. if (changed & IEEE80211_CONF_CHANGE_POWER) {
  1393. ath_dbg(common, ATH_DBG_CONFIG,
  1394. "Set power: %d\n", conf->power_level);
  1395. sc->config.txpowlimit = 2 * conf->power_level;
  1396. ath9k_cmn_update_txpow(ah, sc->curtxpow,
  1397. sc->config.txpowlimit, &sc->curtxpow);
  1398. }
  1399. mutex_unlock(&sc->mutex);
  1400. ath9k_ps_restore(sc);
  1401. return 0;
  1402. }
  1403. #define SUPPORTED_FILTERS \
  1404. (FIF_PROMISC_IN_BSS | \
  1405. FIF_ALLMULTI | \
  1406. FIF_CONTROL | \
  1407. FIF_PSPOLL | \
  1408. FIF_OTHER_BSS | \
  1409. FIF_BCN_PRBRESP_PROMISC | \
  1410. FIF_PROBE_REQ | \
  1411. FIF_FCSFAIL)
  1412. /* FIXME: sc->sc_full_reset ? */
  1413. static void ath9k_configure_filter(struct ieee80211_hw *hw,
  1414. unsigned int changed_flags,
  1415. unsigned int *total_flags,
  1416. u64 multicast)
  1417. {
  1418. struct ath_softc *sc = hw->priv;
  1419. u32 rfilt;
  1420. changed_flags &= SUPPORTED_FILTERS;
  1421. *total_flags &= SUPPORTED_FILTERS;
  1422. sc->rx.rxfilter = *total_flags;
  1423. ath9k_ps_wakeup(sc);
  1424. rfilt = ath_calcrxfilter(sc);
  1425. ath9k_hw_setrxfilter(sc->sc_ah, rfilt);
  1426. ath9k_ps_restore(sc);
  1427. ath_dbg(ath9k_hw_common(sc->sc_ah), ATH_DBG_CONFIG,
  1428. "Set HW RX filter: 0x%x\n", rfilt);
  1429. }
  1430. static int ath9k_sta_add(struct ieee80211_hw *hw,
  1431. struct ieee80211_vif *vif,
  1432. struct ieee80211_sta *sta)
  1433. {
  1434. struct ath_softc *sc = hw->priv;
  1435. struct ath_common *common = ath9k_hw_common(sc->sc_ah);
  1436. struct ath_node *an = (struct ath_node *) sta->drv_priv;
  1437. struct ieee80211_key_conf ps_key = { };
  1438. ath_node_attach(sc, sta, vif);
  1439. if (vif->type != NL80211_IFTYPE_AP &&
  1440. vif->type != NL80211_IFTYPE_AP_VLAN)
  1441. return 0;
  1442. an->ps_key = ath_key_config(common, vif, sta, &ps_key);
  1443. return 0;
  1444. }
  1445. static void ath9k_del_ps_key(struct ath_softc *sc,
  1446. struct ieee80211_vif *vif,
  1447. struct ieee80211_sta *sta)
  1448. {
  1449. struct ath_common *common = ath9k_hw_common(sc->sc_ah);
  1450. struct ath_node *an = (struct ath_node *) sta->drv_priv;
  1451. struct ieee80211_key_conf ps_key = { .hw_key_idx = an->ps_key };
  1452. if (!an->ps_key)
  1453. return;
  1454. ath_key_delete(common, &ps_key);
  1455. }
  1456. static int ath9k_sta_remove(struct ieee80211_hw *hw,
  1457. struct ieee80211_vif *vif,
  1458. struct ieee80211_sta *sta)
  1459. {
  1460. struct ath_softc *sc = hw->priv;
  1461. ath9k_del_ps_key(sc, vif, sta);
  1462. ath_node_detach(sc, sta);
  1463. return 0;
  1464. }
  1465. static void ath9k_sta_notify(struct ieee80211_hw *hw,
  1466. struct ieee80211_vif *vif,
  1467. enum sta_notify_cmd cmd,
  1468. struct ieee80211_sta *sta)
  1469. {
  1470. struct ath_softc *sc = hw->priv;
  1471. struct ath_node *an = (struct ath_node *) sta->drv_priv;
  1472. switch (cmd) {
  1473. case STA_NOTIFY_SLEEP:
  1474. an->sleeping = true;
  1475. ath_tx_aggr_sleep(sta, sc, an);
  1476. break;
  1477. case STA_NOTIFY_AWAKE:
  1478. an->sleeping = false;
  1479. ath_tx_aggr_wakeup(sc, an);
  1480. break;
  1481. }
  1482. }
  1483. static int ath9k_conf_tx(struct ieee80211_hw *hw,
  1484. struct ieee80211_vif *vif, u16 queue,
  1485. const struct ieee80211_tx_queue_params *params)
  1486. {
  1487. struct ath_softc *sc = hw->priv;
  1488. struct ath_common *common = ath9k_hw_common(sc->sc_ah);
  1489. struct ath_txq *txq;
  1490. struct ath9k_tx_queue_info qi;
  1491. int ret = 0;
  1492. if (queue >= WME_NUM_AC)
  1493. return 0;
  1494. txq = sc->tx.txq_map[queue];
  1495. ath9k_ps_wakeup(sc);
  1496. mutex_lock(&sc->mutex);
  1497. memset(&qi, 0, sizeof(struct ath9k_tx_queue_info));
  1498. qi.tqi_aifs = params->aifs;
  1499. qi.tqi_cwmin = params->cw_min;
  1500. qi.tqi_cwmax = params->cw_max;
  1501. qi.tqi_burstTime = params->txop;
  1502. ath_dbg(common, ATH_DBG_CONFIG,
  1503. "Configure tx [queue/halq] [%d/%d], aifs: %d, cw_min: %d, cw_max: %d, txop: %d\n",
  1504. queue, txq->axq_qnum, params->aifs, params->cw_min,
  1505. params->cw_max, params->txop);
  1506. ret = ath_txq_update(sc, txq->axq_qnum, &qi);
  1507. if (ret)
  1508. ath_err(common, "TXQ Update failed\n");
  1509. if (sc->sc_ah->opmode == NL80211_IFTYPE_ADHOC)
  1510. if (queue == WME_AC_BE && !ret)
  1511. ath_beaconq_config(sc);
  1512. mutex_unlock(&sc->mutex);
  1513. ath9k_ps_restore(sc);
  1514. return ret;
  1515. }
  1516. static int ath9k_set_key(struct ieee80211_hw *hw,
  1517. enum set_key_cmd cmd,
  1518. struct ieee80211_vif *vif,
  1519. struct ieee80211_sta *sta,
  1520. struct ieee80211_key_conf *key)
  1521. {
  1522. struct ath_softc *sc = hw->priv;
  1523. struct ath_common *common = ath9k_hw_common(sc->sc_ah);
  1524. int ret = 0;
  1525. if (ath9k_modparam_nohwcrypt)
  1526. return -ENOSPC;
  1527. if ((vif->type == NL80211_IFTYPE_ADHOC ||
  1528. vif->type == NL80211_IFTYPE_MESH_POINT) &&
  1529. (key->cipher == WLAN_CIPHER_SUITE_TKIP ||
  1530. key->cipher == WLAN_CIPHER_SUITE_CCMP) &&
  1531. !(key->flags & IEEE80211_KEY_FLAG_PAIRWISE)) {
  1532. /*
  1533. * For now, disable hw crypto for the RSN IBSS group keys. This
  1534. * could be optimized in the future to use a modified key cache
  1535. * design to support per-STA RX GTK, but until that gets
  1536. * implemented, use of software crypto for group addressed
  1537. * frames is a acceptable to allow RSN IBSS to be used.
  1538. */
  1539. return -EOPNOTSUPP;
  1540. }
  1541. mutex_lock(&sc->mutex);
  1542. ath9k_ps_wakeup(sc);
  1543. ath_dbg(common, ATH_DBG_CONFIG, "Set HW Key\n");
  1544. switch (cmd) {
  1545. case SET_KEY:
  1546. if (sta)
  1547. ath9k_del_ps_key(sc, vif, sta);
  1548. ret = ath_key_config(common, vif, sta, key);
  1549. if (ret >= 0) {
  1550. key->hw_key_idx = ret;
  1551. /* push IV and Michael MIC generation to stack */
  1552. key->flags |= IEEE80211_KEY_FLAG_GENERATE_IV;
  1553. if (key->cipher == WLAN_CIPHER_SUITE_TKIP)
  1554. key->flags |= IEEE80211_KEY_FLAG_GENERATE_MMIC;
  1555. if (sc->sc_ah->sw_mgmt_crypto &&
  1556. key->cipher == WLAN_CIPHER_SUITE_CCMP)
  1557. key->flags |= IEEE80211_KEY_FLAG_SW_MGMT;
  1558. ret = 0;
  1559. }
  1560. break;
  1561. case DISABLE_KEY:
  1562. ath_key_delete(common, key);
  1563. break;
  1564. default:
  1565. ret = -EINVAL;
  1566. }
  1567. ath9k_ps_restore(sc);
  1568. mutex_unlock(&sc->mutex);
  1569. return ret;
  1570. }
  1571. static void ath9k_bss_iter(void *data, u8 *mac, struct ieee80211_vif *vif)
  1572. {
  1573. struct ath_softc *sc = data;
  1574. struct ath_common *common = ath9k_hw_common(sc->sc_ah);
  1575. struct ieee80211_bss_conf *bss_conf = &vif->bss_conf;
  1576. struct ath_vif *avp = (void *)vif->drv_priv;
  1577. /*
  1578. * Skip iteration if primary station vif's bss info
  1579. * was not changed
  1580. */
  1581. if (sc->sc_flags & SC_OP_PRIM_STA_VIF)
  1582. return;
  1583. if (bss_conf->assoc) {
  1584. sc->sc_flags |= SC_OP_PRIM_STA_VIF;
  1585. avp->primary_sta_vif = true;
  1586. memcpy(common->curbssid, bss_conf->bssid, ETH_ALEN);
  1587. common->curaid = bss_conf->aid;
  1588. ath9k_hw_write_associd(sc->sc_ah);
  1589. ath_dbg(common, ATH_DBG_CONFIG,
  1590. "Bss Info ASSOC %d, bssid: %pM\n",
  1591. bss_conf->aid, common->curbssid);
  1592. ath_beacon_config(sc, vif);
  1593. /*
  1594. * Request a re-configuration of Beacon related timers
  1595. * on the receipt of the first Beacon frame (i.e.,
  1596. * after time sync with the AP).
  1597. */
  1598. sc->ps_flags |= PS_BEACON_SYNC | PS_WAIT_FOR_BEACON;
  1599. /* Reset rssi stats */
  1600. sc->last_rssi = ATH_RSSI_DUMMY_MARKER;
  1601. sc->sc_ah->stats.avgbrssi = ATH_RSSI_DUMMY_MARKER;
  1602. if (!common->disable_ani) {
  1603. sc->sc_flags |= SC_OP_ANI_RUN;
  1604. ath_start_ani(common);
  1605. }
  1606. }
  1607. }
  1608. static void ath9k_config_bss(struct ath_softc *sc, struct ieee80211_vif *vif)
  1609. {
  1610. struct ath_common *common = ath9k_hw_common(sc->sc_ah);
  1611. struct ieee80211_bss_conf *bss_conf = &vif->bss_conf;
  1612. struct ath_vif *avp = (void *)vif->drv_priv;
  1613. if (sc->sc_ah->opmode != NL80211_IFTYPE_STATION)
  1614. return;
  1615. /* Reconfigure bss info */
  1616. if (avp->primary_sta_vif && !bss_conf->assoc) {
  1617. ath_dbg(common, ATH_DBG_CONFIG,
  1618. "Bss Info DISASSOC %d, bssid %pM\n",
  1619. common->curaid, common->curbssid);
  1620. sc->sc_flags &= ~(SC_OP_PRIM_STA_VIF | SC_OP_BEACONS);
  1621. avp->primary_sta_vif = false;
  1622. memset(common->curbssid, 0, ETH_ALEN);
  1623. common->curaid = 0;
  1624. }
  1625. ieee80211_iterate_active_interfaces_atomic(
  1626. sc->hw, ath9k_bss_iter, sc);
  1627. /*
  1628. * None of station vifs are associated.
  1629. * Clear bssid & aid
  1630. */
  1631. if (!(sc->sc_flags & SC_OP_PRIM_STA_VIF)) {
  1632. ath9k_hw_write_associd(sc->sc_ah);
  1633. /* Stop ANI */
  1634. sc->sc_flags &= ~SC_OP_ANI_RUN;
  1635. del_timer_sync(&common->ani.timer);
  1636. memset(&sc->caldata, 0, sizeof(sc->caldata));
  1637. }
  1638. }
  1639. static void ath9k_bss_info_changed(struct ieee80211_hw *hw,
  1640. struct ieee80211_vif *vif,
  1641. struct ieee80211_bss_conf *bss_conf,
  1642. u32 changed)
  1643. {
  1644. struct ath_softc *sc = hw->priv;
  1645. struct ath_hw *ah = sc->sc_ah;
  1646. struct ath_common *common = ath9k_hw_common(ah);
  1647. struct ath_vif *avp = (void *)vif->drv_priv;
  1648. int slottime;
  1649. int error;
  1650. ath9k_ps_wakeup(sc);
  1651. mutex_lock(&sc->mutex);
  1652. if (changed & BSS_CHANGED_BSSID) {
  1653. ath9k_config_bss(sc, vif);
  1654. ath_dbg(common, ATH_DBG_CONFIG, "BSSID: %pM aid: 0x%x\n",
  1655. common->curbssid, common->curaid);
  1656. }
  1657. if (changed & BSS_CHANGED_IBSS) {
  1658. /* There can be only one vif available */
  1659. memcpy(common->curbssid, bss_conf->bssid, ETH_ALEN);
  1660. common->curaid = bss_conf->aid;
  1661. ath9k_hw_write_associd(sc->sc_ah);
  1662. if (bss_conf->ibss_joined) {
  1663. sc->sc_ah->stats.avgbrssi = ATH_RSSI_DUMMY_MARKER;
  1664. if (!common->disable_ani) {
  1665. sc->sc_flags |= SC_OP_ANI_RUN;
  1666. ath_start_ani(common);
  1667. }
  1668. } else {
  1669. sc->sc_flags &= ~SC_OP_ANI_RUN;
  1670. del_timer_sync(&common->ani.timer);
  1671. }
  1672. }
  1673. /* Enable transmission of beacons (AP, IBSS, MESH) */
  1674. if ((changed & BSS_CHANGED_BEACON) ||
  1675. ((changed & BSS_CHANGED_BEACON_ENABLED) && bss_conf->enable_beacon)) {
  1676. ath9k_set_beaconing_status(sc, false);
  1677. error = ath_beacon_alloc(sc, vif);
  1678. if (!error)
  1679. ath_beacon_config(sc, vif);
  1680. ath9k_set_beaconing_status(sc, true);
  1681. }
  1682. if (changed & BSS_CHANGED_ERP_SLOT) {
  1683. if (bss_conf->use_short_slot)
  1684. slottime = 9;
  1685. else
  1686. slottime = 20;
  1687. if (vif->type == NL80211_IFTYPE_AP) {
  1688. /*
  1689. * Defer update, so that connected stations can adjust
  1690. * their settings at the same time.
  1691. * See beacon.c for more details
  1692. */
  1693. sc->beacon.slottime = slottime;
  1694. sc->beacon.updateslot = UPDATE;
  1695. } else {
  1696. ah->slottime = slottime;
  1697. ath9k_hw_init_global_settings(ah);
  1698. }
  1699. }
  1700. /* Disable transmission of beacons */
  1701. if ((changed & BSS_CHANGED_BEACON_ENABLED) &&
  1702. !bss_conf->enable_beacon) {
  1703. ath9k_set_beaconing_status(sc, false);
  1704. avp->is_bslot_active = false;
  1705. ath9k_set_beaconing_status(sc, true);
  1706. }
  1707. if (changed & BSS_CHANGED_BEACON_INT) {
  1708. /*
  1709. * In case of AP mode, the HW TSF has to be reset
  1710. * when the beacon interval changes.
  1711. */
  1712. if (vif->type == NL80211_IFTYPE_AP) {
  1713. sc->sc_flags |= SC_OP_TSF_RESET;
  1714. ath9k_set_beaconing_status(sc, false);
  1715. error = ath_beacon_alloc(sc, vif);
  1716. if (!error)
  1717. ath_beacon_config(sc, vif);
  1718. ath9k_set_beaconing_status(sc, true);
  1719. } else
  1720. ath_beacon_config(sc, vif);
  1721. }
  1722. if (changed & BSS_CHANGED_ERP_PREAMBLE) {
  1723. ath_dbg(common, ATH_DBG_CONFIG, "BSS Changed PREAMBLE %d\n",
  1724. bss_conf->use_short_preamble);
  1725. if (bss_conf->use_short_preamble)
  1726. sc->sc_flags |= SC_OP_PREAMBLE_SHORT;
  1727. else
  1728. sc->sc_flags &= ~SC_OP_PREAMBLE_SHORT;
  1729. }
  1730. if (changed & BSS_CHANGED_ERP_CTS_PROT) {
  1731. ath_dbg(common, ATH_DBG_CONFIG, "BSS Changed CTS PROT %d\n",
  1732. bss_conf->use_cts_prot);
  1733. if (bss_conf->use_cts_prot &&
  1734. hw->conf.channel->band != IEEE80211_BAND_5GHZ)
  1735. sc->sc_flags |= SC_OP_PROTECT_ENABLE;
  1736. else
  1737. sc->sc_flags &= ~SC_OP_PROTECT_ENABLE;
  1738. }
  1739. mutex_unlock(&sc->mutex);
  1740. ath9k_ps_restore(sc);
  1741. }
  1742. static u64 ath9k_get_tsf(struct ieee80211_hw *hw, struct ieee80211_vif *vif)
  1743. {
  1744. struct ath_softc *sc = hw->priv;
  1745. u64 tsf;
  1746. mutex_lock(&sc->mutex);
  1747. ath9k_ps_wakeup(sc);
  1748. tsf = ath9k_hw_gettsf64(sc->sc_ah);
  1749. ath9k_ps_restore(sc);
  1750. mutex_unlock(&sc->mutex);
  1751. return tsf;
  1752. }
  1753. static void ath9k_set_tsf(struct ieee80211_hw *hw,
  1754. struct ieee80211_vif *vif,
  1755. u64 tsf)
  1756. {
  1757. struct ath_softc *sc = hw->priv;
  1758. mutex_lock(&sc->mutex);
  1759. ath9k_ps_wakeup(sc);
  1760. ath9k_hw_settsf64(sc->sc_ah, tsf);
  1761. ath9k_ps_restore(sc);
  1762. mutex_unlock(&sc->mutex);
  1763. }
  1764. static void ath9k_reset_tsf(struct ieee80211_hw *hw, struct ieee80211_vif *vif)
  1765. {
  1766. struct ath_softc *sc = hw->priv;
  1767. mutex_lock(&sc->mutex);
  1768. ath9k_ps_wakeup(sc);
  1769. ath9k_hw_reset_tsf(sc->sc_ah);
  1770. ath9k_ps_restore(sc);
  1771. mutex_unlock(&sc->mutex);
  1772. }
  1773. static int ath9k_ampdu_action(struct ieee80211_hw *hw,
  1774. struct ieee80211_vif *vif,
  1775. enum ieee80211_ampdu_mlme_action action,
  1776. struct ieee80211_sta *sta,
  1777. u16 tid, u16 *ssn, u8 buf_size)
  1778. {
  1779. struct ath_softc *sc = hw->priv;
  1780. int ret = 0;
  1781. local_bh_disable();
  1782. switch (action) {
  1783. case IEEE80211_AMPDU_RX_START:
  1784. if (!(sc->sc_flags & SC_OP_RXAGGR))
  1785. ret = -ENOTSUPP;
  1786. break;
  1787. case IEEE80211_AMPDU_RX_STOP:
  1788. break;
  1789. case IEEE80211_AMPDU_TX_START:
  1790. if (!(sc->sc_flags & SC_OP_TXAGGR))
  1791. return -EOPNOTSUPP;
  1792. ath9k_ps_wakeup(sc);
  1793. ret = ath_tx_aggr_start(sc, sta, tid, ssn);
  1794. if (!ret)
  1795. ieee80211_start_tx_ba_cb_irqsafe(vif, sta->addr, tid);
  1796. ath9k_ps_restore(sc);
  1797. break;
  1798. case IEEE80211_AMPDU_TX_STOP:
  1799. ath9k_ps_wakeup(sc);
  1800. ath_tx_aggr_stop(sc, sta, tid);
  1801. ieee80211_stop_tx_ba_cb_irqsafe(vif, sta->addr, tid);
  1802. ath9k_ps_restore(sc);
  1803. break;
  1804. case IEEE80211_AMPDU_TX_OPERATIONAL:
  1805. ath9k_ps_wakeup(sc);
  1806. ath_tx_aggr_resume(sc, sta, tid);
  1807. ath9k_ps_restore(sc);
  1808. break;
  1809. default:
  1810. ath_err(ath9k_hw_common(sc->sc_ah), "Unknown AMPDU action\n");
  1811. }
  1812. local_bh_enable();
  1813. return ret;
  1814. }
  1815. static int ath9k_get_survey(struct ieee80211_hw *hw, int idx,
  1816. struct survey_info *survey)
  1817. {
  1818. struct ath_softc *sc = hw->priv;
  1819. struct ath_common *common = ath9k_hw_common(sc->sc_ah);
  1820. struct ieee80211_supported_band *sband;
  1821. struct ieee80211_channel *chan;
  1822. unsigned long flags;
  1823. int pos;
  1824. spin_lock_irqsave(&common->cc_lock, flags);
  1825. if (idx == 0)
  1826. ath_update_survey_stats(sc);
  1827. sband = hw->wiphy->bands[IEEE80211_BAND_2GHZ];
  1828. if (sband && idx >= sband->n_channels) {
  1829. idx -= sband->n_channels;
  1830. sband = NULL;
  1831. }
  1832. if (!sband)
  1833. sband = hw->wiphy->bands[IEEE80211_BAND_5GHZ];
  1834. if (!sband || idx >= sband->n_channels) {
  1835. spin_unlock_irqrestore(&common->cc_lock, flags);
  1836. return -ENOENT;
  1837. }
  1838. chan = &sband->channels[idx];
  1839. pos = chan->hw_value;
  1840. memcpy(survey, &sc->survey[pos], sizeof(*survey));
  1841. survey->channel = chan;
  1842. spin_unlock_irqrestore(&common->cc_lock, flags);
  1843. return 0;
  1844. }
  1845. static void ath9k_set_coverage_class(struct ieee80211_hw *hw, u8 coverage_class)
  1846. {
  1847. struct ath_softc *sc = hw->priv;
  1848. struct ath_hw *ah = sc->sc_ah;
  1849. mutex_lock(&sc->mutex);
  1850. ah->coverage_class = coverage_class;
  1851. ath9k_ps_wakeup(sc);
  1852. ath9k_hw_init_global_settings(ah);
  1853. ath9k_ps_restore(sc);
  1854. mutex_unlock(&sc->mutex);
  1855. }
  1856. static void ath9k_flush(struct ieee80211_hw *hw, bool drop)
  1857. {
  1858. struct ath_softc *sc = hw->priv;
  1859. struct ath_hw *ah = sc->sc_ah;
  1860. struct ath_common *common = ath9k_hw_common(ah);
  1861. int timeout = 200; /* ms */
  1862. int i, j;
  1863. bool drain_txq;
  1864. mutex_lock(&sc->mutex);
  1865. cancel_delayed_work_sync(&sc->tx_complete_work);
  1866. if (ah->ah_flags & AH_UNPLUGGED) {
  1867. ath_dbg(common, ATH_DBG_ANY, "Device has been unplugged!\n");
  1868. mutex_unlock(&sc->mutex);
  1869. return;
  1870. }
  1871. if (sc->sc_flags & SC_OP_INVALID) {
  1872. ath_dbg(common, ATH_DBG_ANY, "Device not present\n");
  1873. mutex_unlock(&sc->mutex);
  1874. return;
  1875. }
  1876. for (j = 0; j < timeout; j++) {
  1877. bool npend = false;
  1878. if (j)
  1879. usleep_range(1000, 2000);
  1880. for (i = 0; i < ATH9K_NUM_TX_QUEUES; i++) {
  1881. if (!ATH_TXQ_SETUP(sc, i))
  1882. continue;
  1883. npend = ath9k_has_pending_frames(sc, &sc->tx.txq[i]);
  1884. if (npend)
  1885. break;
  1886. }
  1887. if (!npend)
  1888. break;
  1889. }
  1890. if (drop) {
  1891. ath9k_ps_wakeup(sc);
  1892. spin_lock_bh(&sc->sc_pcu_lock);
  1893. drain_txq = ath_drain_all_txq(sc, false);
  1894. spin_unlock_bh(&sc->sc_pcu_lock);
  1895. if (!drain_txq)
  1896. ath_reset(sc, false);
  1897. ath9k_ps_restore(sc);
  1898. ieee80211_wake_queues(hw);
  1899. }
  1900. ieee80211_queue_delayed_work(hw, &sc->tx_complete_work, 0);
  1901. mutex_unlock(&sc->mutex);
  1902. }
  1903. static bool ath9k_tx_frames_pending(struct ieee80211_hw *hw)
  1904. {
  1905. struct ath_softc *sc = hw->priv;
  1906. int i;
  1907. for (i = 0; i < ATH9K_NUM_TX_QUEUES; i++) {
  1908. if (!ATH_TXQ_SETUP(sc, i))
  1909. continue;
  1910. if (ath9k_has_pending_frames(sc, &sc->tx.txq[i]))
  1911. return true;
  1912. }
  1913. return false;
  1914. }
  1915. static int ath9k_tx_last_beacon(struct ieee80211_hw *hw)
  1916. {
  1917. struct ath_softc *sc = hw->priv;
  1918. struct ath_hw *ah = sc->sc_ah;
  1919. struct ieee80211_vif *vif;
  1920. struct ath_vif *avp;
  1921. struct ath_buf *bf;
  1922. struct ath_tx_status ts;
  1923. int status;
  1924. vif = sc->beacon.bslot[0];
  1925. if (!vif)
  1926. return 0;
  1927. avp = (void *)vif->drv_priv;
  1928. if (!avp->is_bslot_active)
  1929. return 0;
  1930. if (!sc->beacon.tx_processed) {
  1931. tasklet_disable(&sc->bcon_tasklet);
  1932. bf = avp->av_bcbuf;
  1933. if (!bf || !bf->bf_mpdu)
  1934. goto skip;
  1935. status = ath9k_hw_txprocdesc(ah, bf->bf_desc, &ts);
  1936. if (status == -EINPROGRESS)
  1937. goto skip;
  1938. sc->beacon.tx_processed = true;
  1939. sc->beacon.tx_last = !(ts.ts_status & ATH9K_TXERR_MASK);
  1940. skip:
  1941. tasklet_enable(&sc->bcon_tasklet);
  1942. }
  1943. return sc->beacon.tx_last;
  1944. }
  1945. static int ath9k_get_stats(struct ieee80211_hw *hw,
  1946. struct ieee80211_low_level_stats *stats)
  1947. {
  1948. struct ath_softc *sc = hw->priv;
  1949. struct ath_hw *ah = sc->sc_ah;
  1950. struct ath9k_mib_stats *mib_stats = &ah->ah_mibStats;
  1951. stats->dot11ACKFailureCount = mib_stats->ackrcv_bad;
  1952. stats->dot11RTSFailureCount = mib_stats->rts_bad;
  1953. stats->dot11FCSErrorCount = mib_stats->fcs_bad;
  1954. stats->dot11RTSSuccessCount = mib_stats->rts_good;
  1955. return 0;
  1956. }
  1957. static u32 fill_chainmask(u32 cap, u32 new)
  1958. {
  1959. u32 filled = 0;
  1960. int i;
  1961. for (i = 0; cap && new; i++, cap >>= 1) {
  1962. if (!(cap & BIT(0)))
  1963. continue;
  1964. if (new & BIT(0))
  1965. filled |= BIT(i);
  1966. new >>= 1;
  1967. }
  1968. return filled;
  1969. }
  1970. static int ath9k_set_antenna(struct ieee80211_hw *hw, u32 tx_ant, u32 rx_ant)
  1971. {
  1972. struct ath_softc *sc = hw->priv;
  1973. struct ath_hw *ah = sc->sc_ah;
  1974. if (!rx_ant || !tx_ant)
  1975. return -EINVAL;
  1976. sc->ant_rx = rx_ant;
  1977. sc->ant_tx = tx_ant;
  1978. if (ah->caps.rx_chainmask == 1)
  1979. return 0;
  1980. /* AR9100 runs into calibration issues if not all rx chains are enabled */
  1981. if (AR_SREV_9100(ah))
  1982. ah->rxchainmask = 0x7;
  1983. else
  1984. ah->rxchainmask = fill_chainmask(ah->caps.rx_chainmask, rx_ant);
  1985. ah->txchainmask = fill_chainmask(ah->caps.tx_chainmask, tx_ant);
  1986. ath9k_reload_chainmask_settings(sc);
  1987. return 0;
  1988. }
  1989. static int ath9k_get_antenna(struct ieee80211_hw *hw, u32 *tx_ant, u32 *rx_ant)
  1990. {
  1991. struct ath_softc *sc = hw->priv;
  1992. *tx_ant = sc->ant_tx;
  1993. *rx_ant = sc->ant_rx;
  1994. return 0;
  1995. }
  1996. struct ieee80211_ops ath9k_ops = {
  1997. .tx = ath9k_tx,
  1998. .start = ath9k_start,
  1999. .stop = ath9k_stop,
  2000. .add_interface = ath9k_add_interface,
  2001. .change_interface = ath9k_change_interface,
  2002. .remove_interface = ath9k_remove_interface,
  2003. .config = ath9k_config,
  2004. .configure_filter = ath9k_configure_filter,
  2005. .sta_add = ath9k_sta_add,
  2006. .sta_remove = ath9k_sta_remove,
  2007. .sta_notify = ath9k_sta_notify,
  2008. .conf_tx = ath9k_conf_tx,
  2009. .bss_info_changed = ath9k_bss_info_changed,
  2010. .set_key = ath9k_set_key,
  2011. .get_tsf = ath9k_get_tsf,
  2012. .set_tsf = ath9k_set_tsf,
  2013. .reset_tsf = ath9k_reset_tsf,
  2014. .ampdu_action = ath9k_ampdu_action,
  2015. .get_survey = ath9k_get_survey,
  2016. .rfkill_poll = ath9k_rfkill_poll_state,
  2017. .set_coverage_class = ath9k_set_coverage_class,
  2018. .flush = ath9k_flush,
  2019. .tx_frames_pending = ath9k_tx_frames_pending,
  2020. .tx_last_beacon = ath9k_tx_last_beacon,
  2021. .get_stats = ath9k_get_stats,
  2022. .set_antenna = ath9k_set_antenna,
  2023. .get_antenna = ath9k_get_antenna,
  2024. };