time.c 5.0 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176
  1. /*
  2. * Copyright (C) 2000,2001,2004 Broadcom Corporation
  3. *
  4. * This program is free software; you can redistribute it and/or
  5. * modify it under the terms of the GNU General Public License
  6. * as published by the Free Software Foundation; either version 2
  7. * of the License, or (at your option) any later version.
  8. *
  9. * This program is distributed in the hope that it will be useful,
  10. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  11. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  12. * GNU General Public License for more details.
  13. *
  14. * You should have received a copy of the GNU General Public License
  15. * along with this program; if not, write to the Free Software
  16. * Foundation, Inc., 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA.
  17. */
  18. /*
  19. * These are routines to set up and handle interrupts from the
  20. * bcm1480 general purpose timer 0. We're using the timer as a
  21. * system clock, so we set it up to run at 100 Hz. On every
  22. * interrupt, we update our idea of what the time of day is,
  23. * then call do_timer() in the architecture-independent kernel
  24. * code to do general bookkeeping (e.g. update jiffies, run
  25. * bottom halves, etc.)
  26. */
  27. #include <linux/clockchips.h>
  28. #include <linux/interrupt.h>
  29. #include <linux/sched.h>
  30. #include <linux/spinlock.h>
  31. #include <linux/kernel_stat.h>
  32. #include <asm/irq.h>
  33. #include <asm/addrspace.h>
  34. #include <asm/time.h>
  35. #include <asm/io.h>
  36. #include <asm/sibyte/bcm1480_regs.h>
  37. #include <asm/sibyte/sb1250_regs.h>
  38. #include <asm/sibyte/bcm1480_int.h>
  39. #include <asm/sibyte/bcm1480_scd.h>
  40. #include <asm/sibyte/sb1250.h>
  41. #define IMR_IP2_VAL K_BCM1480_INT_MAP_I0
  42. #define IMR_IP3_VAL K_BCM1480_INT_MAP_I1
  43. #define IMR_IP4_VAL K_BCM1480_INT_MAP_I2
  44. #ifdef CONFIG_SIMULATION
  45. #define BCM1480_HPT_VALUE 50000
  46. #else
  47. #define BCM1480_HPT_VALUE 1000000
  48. #endif
  49. extern int bcm1480_steal_irq(int irq);
  50. void __init plat_time_init(void)
  51. {
  52. unsigned int cpu = smp_processor_id();
  53. unsigned int irq = K_BCM1480_INT_TIMER_0 + cpu;
  54. BUG_ON(cpu > 3); /* Only have 4 general purpose timers */
  55. bcm1480_mask_irq(cpu, irq);
  56. /* Map the timer interrupt to ip[4] of this cpu */
  57. __raw_writeq(IMR_IP4_VAL, IOADDR(A_BCM1480_IMR_REGISTER(cpu, R_BCM1480_IMR_INTERRUPT_MAP_BASE_H)
  58. + (irq<<3)));
  59. bcm1480_unmask_irq(cpu, irq);
  60. bcm1480_steal_irq(irq);
  61. }
  62. /*
  63. * The general purpose timer ticks at 1 Mhz independent if
  64. * the rest of the system
  65. */
  66. static void sibyte_set_mode(enum clock_event_mode mode,
  67. struct clock_event_device *evt)
  68. {
  69. unsigned int cpu = smp_processor_id();
  70. void __iomem *timer_cfg, *timer_init;
  71. timer_cfg = IOADDR(A_SCD_TIMER_REGISTER(cpu, R_SCD_TIMER_CFG));
  72. timer_init = IOADDR(A_SCD_TIMER_REGISTER(cpu, R_SCD_TIMER_INIT));
  73. switch (mode) {
  74. case CLOCK_EVT_MODE_PERIODIC:
  75. __raw_writeq(0, timer_cfg);
  76. __raw_writeq(BCM1480_HPT_VALUE / HZ - 1, timer_init);
  77. __raw_writeq(M_SCD_TIMER_ENABLE | M_SCD_TIMER_MODE_CONTINUOUS,
  78. timer_cfg);
  79. break;
  80. case CLOCK_EVT_MODE_ONESHOT:
  81. /* Stop the timer until we actually program a shot */
  82. case CLOCK_EVT_MODE_SHUTDOWN:
  83. __raw_writeq(0, timer_cfg);
  84. break;
  85. case CLOCK_EVT_MODE_UNUSED: /* shuddup gcc */
  86. ;
  87. }
  88. }
  89. struct clock_event_device sibyte_hpt_clockevent = {
  90. .name = "bcm1480-counter",
  91. .features = CLOCK_EVT_FEAT_PERIODIC,
  92. .set_mode = sibyte_set_mode,
  93. .shift = 32,
  94. .irq = 0,
  95. };
  96. static irqreturn_t sibyte_counter_handler(int irq, void *dev_id)
  97. {
  98. struct clock_event_device *cd = &sibyte_hpt_clockevent;
  99. unsigned int cpu = smp_processor_id();
  100. /* Reset the timer */
  101. __raw_writeq(M_SCD_TIMER_ENABLE|M_SCD_TIMER_MODE_CONTINUOUS,
  102. IOADDR(A_SCD_TIMER_REGISTER(cpu, R_SCD_TIMER_CFG)));
  103. cd->event_handler(cd);
  104. return IRQ_HANDLED;
  105. }
  106. static struct irqaction sibyte_counter_irqaction = {
  107. .handler = sibyte_counter_handler,
  108. .flags = IRQF_DISABLED | IRQF_PERCPU,
  109. .name = "timer",
  110. };
  111. /*
  112. * This interrupt is "special" in that it doesn't use the request_irq
  113. * way to hook the irq line. The timer interrupt is initialized early
  114. * enough to make this a major pain, and it's also firing enough to
  115. * warrant a bit of special case code. bcm1480_timer_interrupt is
  116. * called directly from irq_handler.S when IP[4] is set during an
  117. * interrupt
  118. */
  119. static void __init sb1480_clockevent_init(void)
  120. {
  121. unsigned int cpu = smp_processor_id();
  122. unsigned int irq = K_BCM1480_INT_TIMER_0 + cpu;
  123. setup_irq(irq, &sibyte_counter_irqaction);
  124. }
  125. void bcm1480_timer_interrupt(void)
  126. {
  127. int cpu = smp_processor_id();
  128. int irq = K_BCM1480_INT_TIMER_0 + cpu;
  129. /* Reset the timer */
  130. __raw_writeq(M_SCD_TIMER_ENABLE|M_SCD_TIMER_MODE_CONTINUOUS,
  131. IOADDR(A_SCD_TIMER_REGISTER(cpu, R_SCD_TIMER_CFG)));
  132. ll_timer_interrupt(irq);
  133. }
  134. static cycle_t bcm1480_hpt_read(void)
  135. {
  136. /* We assume this function is called xtime_lock held. */
  137. unsigned long count =
  138. __raw_readq(IOADDR(A_SCD_TIMER_REGISTER(0, R_SCD_TIMER_CNT)));
  139. return (jiffies + 1) * (BCM1480_HPT_VALUE / HZ) - count;
  140. }
  141. void __init bcm1480_hpt_setup(void)
  142. {
  143. clocksource_mips.read = bcm1480_hpt_read;
  144. mips_hpt_frequency = BCM1480_HPT_VALUE;
  145. sb1480_clockevent_init();
  146. }