setup.c 7.6 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313
  1. /*
  2. * Renesas - AP-325RXA
  3. * (Compatible with Algo System ., LTD. - AP-320A)
  4. *
  5. * Copyright (C) 2008 Renesas Solutions Corp.
  6. * Author : Yusuke Goda <goda.yuske@renesas.com>
  7. *
  8. * This file is subject to the terms and conditions of the GNU General Public
  9. * License. See the file "COPYING" in the main directory of this archive
  10. * for more details.
  11. */
  12. #include <linux/init.h>
  13. #include <linux/device.h>
  14. #include <linux/interrupt.h>
  15. #include <linux/platform_device.h>
  16. #include <linux/mtd/physmap.h>
  17. #include <linux/delay.h>
  18. #include <linux/i2c.h>
  19. #include <linux/delay.h>
  20. #include <linux/smc911x.h>
  21. #include <media/soc_camera_platform.h>
  22. #include <media/sh_mobile_ceu.h>
  23. #include <asm/sh_mobile_lcdc.h>
  24. #include <asm/io.h>
  25. #include <asm/clock.h>
  26. static struct smc911x_platdata smc911x_info = {
  27. .flags = SMC911X_USE_32BIT,
  28. .irq_flags = IRQF_TRIGGER_LOW,
  29. };
  30. static struct resource smc9118_resources[] = {
  31. [0] = {
  32. .start = 0xb6080000,
  33. .end = 0xb60fffff,
  34. .flags = IORESOURCE_MEM,
  35. },
  36. [1] = {
  37. .start = 35,
  38. .end = 35,
  39. .flags = IORESOURCE_IRQ,
  40. }
  41. };
  42. static struct platform_device smc9118_device = {
  43. .name = "smc911x",
  44. .id = -1,
  45. .num_resources = ARRAY_SIZE(smc9118_resources),
  46. .resource = smc9118_resources,
  47. .dev = {
  48. .platform_data = &smc911x_info,
  49. },
  50. };
  51. static struct mtd_partition ap325rxa_nor_flash_partitions[] = {
  52. {
  53. .name = "uboot",
  54. .offset = 0,
  55. .size = (1 * 1024 * 1024),
  56. .mask_flags = MTD_WRITEABLE, /* Read-only */
  57. }, {
  58. .name = "kernel",
  59. .offset = MTDPART_OFS_APPEND,
  60. .size = (2 * 1024 * 1024),
  61. }, {
  62. .name = "other",
  63. .offset = MTDPART_OFS_APPEND,
  64. .size = MTDPART_SIZ_FULL,
  65. },
  66. };
  67. static struct physmap_flash_data ap325rxa_nor_flash_data = {
  68. .width = 2,
  69. .parts = ap325rxa_nor_flash_partitions,
  70. .nr_parts = ARRAY_SIZE(ap325rxa_nor_flash_partitions),
  71. };
  72. static struct resource ap325rxa_nor_flash_resources[] = {
  73. [0] = {
  74. .name = "NOR Flash",
  75. .start = 0x00000000,
  76. .end = 0x00ffffff,
  77. .flags = IORESOURCE_MEM,
  78. }
  79. };
  80. static struct platform_device ap325rxa_nor_flash_device = {
  81. .name = "physmap-flash",
  82. .resource = ap325rxa_nor_flash_resources,
  83. .num_resources = ARRAY_SIZE(ap325rxa_nor_flash_resources),
  84. .dev = {
  85. .platform_data = &ap325rxa_nor_flash_data,
  86. },
  87. };
  88. #define FPGA_LCDREG 0xB4100180
  89. #define FPGA_BKLREG 0xB4100212
  90. #define FPGA_LCDREG_VAL 0x0018
  91. #define PORT_PHCR 0xA405010E
  92. #define PORT_PLCR 0xA4050114
  93. #define PORT_PMCR 0xA4050116
  94. #define PORT_PRCR 0xA405011C
  95. #define PORT_PSCR 0xA405011E
  96. #define PORT_PZCR 0xA405014C
  97. #define PORT_HIZCRA 0xA4050158
  98. #define PORT_MSELCRB 0xA4050182
  99. #define PORT_PSDR 0xA405013E
  100. #define PORT_PZDR 0xA405016C
  101. #define PORT_PSELD 0xA4050154
  102. static void ap320_wvga_power_on(void *board_data)
  103. {
  104. msleep(100);
  105. /* ASD AP-320/325 LCD ON */
  106. ctrl_outw(FPGA_LCDREG_VAL, FPGA_LCDREG);
  107. /* backlight */
  108. ctrl_outw((ctrl_inw(PORT_PSCR) & ~0x00C0) | 0x40, PORT_PSCR);
  109. ctrl_outb(ctrl_inb(PORT_PSDR) & ~0x08, PORT_PSDR);
  110. ctrl_outw(0x100, FPGA_BKLREG);
  111. }
  112. static struct sh_mobile_lcdc_info lcdc_info = {
  113. .clock_source = LCDC_CLK_EXTERNAL,
  114. .ch[0] = {
  115. .chan = LCDC_CHAN_MAINLCD,
  116. .bpp = 16,
  117. .interface_type = RGB18,
  118. .clock_divider = 1,
  119. .lcd_cfg = {
  120. .name = "LB070WV1",
  121. .xres = 800,
  122. .yres = 480,
  123. .left_margin = 40,
  124. .right_margin = 160,
  125. .hsync_len = 8,
  126. .upper_margin = 63,
  127. .lower_margin = 80,
  128. .vsync_len = 1,
  129. .sync = 0, /* hsync and vsync are active low */
  130. },
  131. .board_cfg = {
  132. .display_on = ap320_wvga_power_on,
  133. },
  134. }
  135. };
  136. static struct resource lcdc_resources[] = {
  137. [0] = {
  138. .name = "LCDC",
  139. .start = 0xfe940000, /* P4-only space */
  140. .end = 0xfe941fff,
  141. .flags = IORESOURCE_MEM,
  142. },
  143. };
  144. static struct platform_device lcdc_device = {
  145. .name = "sh_mobile_lcdc_fb",
  146. .num_resources = ARRAY_SIZE(lcdc_resources),
  147. .resource = lcdc_resources,
  148. .dev = {
  149. .platform_data = &lcdc_info,
  150. },
  151. };
  152. static unsigned char camera_ncm03j_magic[] =
  153. {
  154. 0x87, 0x00, 0x88, 0x08, 0x89, 0x01, 0x8A, 0xE8,
  155. 0x1D, 0x00, 0x1E, 0x8A, 0x21, 0x00, 0x33, 0x36,
  156. 0x36, 0x60, 0x37, 0x08, 0x3B, 0x31, 0x44, 0x0F,
  157. 0x46, 0xF0, 0x4B, 0x28, 0x4C, 0x21, 0x4D, 0x55,
  158. 0x4E, 0x1B, 0x4F, 0xC7, 0x50, 0xFC, 0x51, 0x12,
  159. 0x58, 0x02, 0x66, 0xC0, 0x67, 0x46, 0x6B, 0xA0,
  160. 0x6C, 0x34, 0x7E, 0x25, 0x7F, 0x25, 0x8D, 0x0F,
  161. 0x92, 0x40, 0x93, 0x04, 0x94, 0x26, 0x95, 0x0A,
  162. 0x99, 0x03, 0x9A, 0xF0, 0x9B, 0x14, 0x9D, 0x7A,
  163. 0xC5, 0x02, 0xD6, 0x07, 0x59, 0x00, 0x5A, 0x1A,
  164. 0x5B, 0x2A, 0x5C, 0x37, 0x5D, 0x42, 0x5E, 0x56,
  165. 0xC8, 0x00, 0xC9, 0x1A, 0xCA, 0x2A, 0xCB, 0x37,
  166. 0xCC, 0x42, 0xCD, 0x56, 0xCE, 0x00, 0xCF, 0x1A,
  167. 0xD0, 0x2A, 0xD1, 0x37, 0xD2, 0x42, 0xD3, 0x56,
  168. 0x5F, 0x68, 0x60, 0x87, 0x61, 0xA3, 0x62, 0xBC,
  169. 0x63, 0xD4, 0x64, 0xEA, 0xD6, 0x0F,
  170. };
  171. static int camera_set_capture(struct soc_camera_platform_info *info,
  172. int enable)
  173. {
  174. struct i2c_adapter *a = i2c_get_adapter(0);
  175. struct i2c_msg msg;
  176. int ret = 0;
  177. int i;
  178. if (!enable)
  179. return 0; /* no disable for now */
  180. for (i = 0; i < ARRAY_SIZE(camera_ncm03j_magic); i += 2) {
  181. u_int8_t buf[8];
  182. msg.addr = 0x6e;
  183. msg.buf = buf;
  184. msg.len = 2;
  185. msg.flags = 0;
  186. buf[0] = camera_ncm03j_magic[i];
  187. buf[1] = camera_ncm03j_magic[i + 1];
  188. ret = (ret < 0) ? ret : i2c_transfer(a, &msg, 1);
  189. }
  190. return ret;
  191. }
  192. static struct soc_camera_platform_info camera_info = {
  193. .iface = 0,
  194. .format_name = "UYVY",
  195. .format_depth = 16,
  196. .format = {
  197. .pixelformat = V4L2_PIX_FMT_UYVY,
  198. .colorspace = V4L2_COLORSPACE_SMPTE170M,
  199. .width = 640,
  200. .height = 480,
  201. },
  202. .bus_param = SOCAM_PCLK_SAMPLE_RISING | SOCAM_HSYNC_ACTIVE_HIGH |
  203. SOCAM_VSYNC_ACTIVE_HIGH | SOCAM_MASTER | SOCAM_DATAWIDTH_8,
  204. .set_capture = camera_set_capture,
  205. };
  206. static struct platform_device camera_device = {
  207. .name = "soc_camera_platform",
  208. .dev = {
  209. .platform_data = &camera_info,
  210. },
  211. };
  212. static struct sh_mobile_ceu_info sh_mobile_ceu_info = {
  213. .flags = SOCAM_PCLK_SAMPLE_RISING | SOCAM_HSYNC_ACTIVE_HIGH |
  214. SOCAM_VSYNC_ACTIVE_HIGH | SOCAM_MASTER | SOCAM_DATAWIDTH_8,
  215. };
  216. static struct resource ceu_resources[] = {
  217. [0] = {
  218. .name = "CEU",
  219. .start = 0xfe910000,
  220. .end = 0xfe91009f,
  221. .flags = IORESOURCE_MEM,
  222. },
  223. [1] = {
  224. .start = 52,
  225. .flags = IORESOURCE_IRQ,
  226. },
  227. [2] = {
  228. /* place holder for contiguous memory */
  229. },
  230. };
  231. static struct platform_device ceu_device = {
  232. .name = "sh_mobile_ceu",
  233. .num_resources = ARRAY_SIZE(ceu_resources),
  234. .resource = ceu_resources,
  235. .dev = {
  236. .platform_data = &sh_mobile_ceu_info,
  237. },
  238. };
  239. static struct platform_device *ap325rxa_devices[] __initdata = {
  240. &smc9118_device,
  241. &ap325rxa_nor_flash_device,
  242. &lcdc_device,
  243. &ceu_device,
  244. &camera_device,
  245. };
  246. static struct i2c_board_info __initdata ap325rxa_i2c_devices[] = {
  247. };
  248. static int __init ap325rxa_devices_setup(void)
  249. {
  250. clk_always_enable("mstp200"); /* LCDC */
  251. clk_always_enable("mstp203"); /* CEU */
  252. platform_resource_setup_memory(&ceu_device, "ceu", 4 << 20);
  253. i2c_register_board_info(0, ap325rxa_i2c_devices,
  254. ARRAY_SIZE(ap325rxa_i2c_devices));
  255. return platform_add_devices(ap325rxa_devices,
  256. ARRAY_SIZE(ap325rxa_devices));
  257. }
  258. device_initcall(ap325rxa_devices_setup);
  259. static void __init ap325rxa_setup(char **cmdline_p)
  260. {
  261. /* LCDC configuration */
  262. ctrl_outw(ctrl_inw(PORT_PHCR) & ~0xffff, PORT_PHCR);
  263. ctrl_outw(ctrl_inw(PORT_PLCR) & ~0xffff, PORT_PLCR);
  264. ctrl_outw(ctrl_inw(PORT_PMCR) & ~0xffff, PORT_PMCR);
  265. ctrl_outw(ctrl_inw(PORT_PRCR) & ~0x03ff, PORT_PRCR);
  266. ctrl_outw(ctrl_inw(PORT_HIZCRA) & ~0x01C0, PORT_HIZCRA);
  267. /* CEU */
  268. ctrl_outw(ctrl_inw(PORT_MSELCRB) & ~0x0001, PORT_MSELCRB);
  269. ctrl_outw(ctrl_inw(PORT_PSELD) & ~0x0003, PORT_PSELD);
  270. ctrl_outw((ctrl_inw(PORT_PZCR) & ~0xff00) | 0x5500, PORT_PZCR);
  271. ctrl_outb((ctrl_inb(PORT_PZDR) & ~0xf0) | 0x20, PORT_PZDR);
  272. }
  273. static struct sh_machine_vector mv_ap325rxa __initmv = {
  274. .mv_name = "AP-325RXA",
  275. .mv_setup = ap325rxa_setup,
  276. };