123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152 |
- /*
- * This program is free software; you can redistribute it and/or modify
- * it under the terms of the GNU General Public License, version 2, as
- * published by the Free Software Foundation.
- *
- * This program is distributed in the hope that it will be useful,
- * but WITHOUT ANY WARRANTY; without even the implied warranty of
- * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
- * GNU General Public License for more details.
- *
- * You should have received a copy of the GNU General Public License
- * along with this program; if not, write to the Free Software
- * Foundation, 51 Franklin Street, Fifth Floor, Boston, MA 02110-1301, USA.
- *
- * Copyright SUSE Linux Products GmbH 2010
- *
- * Authors: Alexander Graf <agraf@suse.de>
- */
- #ifndef __ASM_KVM_BOOK3S_64_H__
- #define __ASM_KVM_BOOK3S_64_H__
- #ifdef CONFIG_KVM_BOOK3S_PR
- static inline struct kvmppc_book3s_shadow_vcpu *svcpu_get(struct kvm_vcpu *vcpu)
- {
- preempt_disable();
- return &get_paca()->shadow_vcpu;
- }
- static inline void svcpu_put(struct kvmppc_book3s_shadow_vcpu *svcpu)
- {
- preempt_enable();
- }
- #endif
- #define SPAPR_TCE_SHIFT 12
- #ifdef CONFIG_KVM_BOOK3S_64_HV
- /* For now use fixed-size 16MB page table */
- #define HPT_ORDER 24
- #define HPT_NPTEG (1ul << (HPT_ORDER - 7)) /* 128B per pteg */
- #define HPT_NPTE (HPT_NPTEG << 3) /* 8 PTEs per PTEG */
- #define HPT_HASH_MASK (HPT_NPTEG - 1)
- #endif
- /*
- * We use a lock bit in HPTE dword 0 to synchronize updates and
- * accesses to each HPTE, and another bit to indicate non-present
- * HPTEs.
- */
- #define HPTE_V_HVLOCK 0x40UL
- static inline long try_lock_hpte(unsigned long *hpte, unsigned long bits)
- {
- unsigned long tmp, old;
- asm volatile(" ldarx %0,0,%2\n"
- " and. %1,%0,%3\n"
- " bne 2f\n"
- " ori %0,%0,%4\n"
- " stdcx. %0,0,%2\n"
- " beq+ 2f\n"
- " li %1,%3\n"
- "2: isync"
- : "=&r" (tmp), "=&r" (old)
- : "r" (hpte), "r" (bits), "i" (HPTE_V_HVLOCK)
- : "cc", "memory");
- return old == 0;
- }
- static inline unsigned long compute_tlbie_rb(unsigned long v, unsigned long r,
- unsigned long pte_index)
- {
- unsigned long rb, va_low;
- rb = (v & ~0x7fUL) << 16; /* AVA field */
- va_low = pte_index >> 3;
- if (v & HPTE_V_SECONDARY)
- va_low = ~va_low;
- /* xor vsid from AVA */
- if (!(v & HPTE_V_1TB_SEG))
- va_low ^= v >> 12;
- else
- va_low ^= v >> 24;
- va_low &= 0x7ff;
- if (v & HPTE_V_LARGE) {
- rb |= 1; /* L field */
- if (cpu_has_feature(CPU_FTR_ARCH_206) &&
- (r & 0xff000)) {
- /* non-16MB large page, must be 64k */
- /* (masks depend on page size) */
- rb |= 0x1000; /* page encoding in LP field */
- rb |= (va_low & 0x7f) << 16; /* 7b of VA in AVA/LP field */
- rb |= (va_low & 0xfe); /* AVAL field (P7 doesn't seem to care) */
- }
- } else {
- /* 4kB page */
- rb |= (va_low & 0x7ff) << 12; /* remaining 11b of VA */
- }
- rb |= (v >> 54) & 0x300; /* B field */
- return rb;
- }
- static inline unsigned long hpte_page_size(unsigned long h, unsigned long l)
- {
- /* only handle 4k, 64k and 16M pages for now */
- if (!(h & HPTE_V_LARGE))
- return 1ul << 12; /* 4k page */
- if ((l & 0xf000) == 0x1000 && cpu_has_feature(CPU_FTR_ARCH_206))
- return 1ul << 16; /* 64k page */
- if ((l & 0xff000) == 0)
- return 1ul << 24; /* 16M page */
- return 0; /* error */
- }
- static inline int hpte_cache_flags_ok(unsigned long ptel, unsigned long io_type)
- {
- unsigned int wimg = ptel & HPTE_R_WIMG;
- /* Handle SAO */
- if (wimg == (HPTE_R_W | HPTE_R_I | HPTE_R_M) &&
- cpu_has_feature(CPU_FTR_ARCH_206))
- wimg = HPTE_R_M;
- if (!io_type)
- return wimg == HPTE_R_M;
- return (wimg & (HPTE_R_W | HPTE_R_I)) == io_type;
- }
- /* Return HPTE cache control bits corresponding to Linux pte bits */
- static inline unsigned long hpte_cache_bits(unsigned long pte_val)
- {
- #if _PAGE_NO_CACHE == HPTE_R_I && _PAGE_WRITETHRU == HPTE_R_W
- return pte_val & (HPTE_R_W | HPTE_R_I);
- #else
- return ((pte_val & _PAGE_NO_CACHE) ? HPTE_R_I : 0) +
- ((pte_val & _PAGE_WRITETHRU) ? HPTE_R_W : 0);
- #endif
- }
- static inline bool slot_is_aligned(struct kvm_memory_slot *memslot,
- unsigned long pagesize)
- {
- unsigned long mask = (pagesize >> PAGE_SHIFT) - 1;
- if (pagesize <= PAGE_SIZE)
- return 1;
- return !(memslot->base_gfn & mask) && !(memslot->npages & mask);
- }
- #endif /* __ASM_KVM_BOOK3S_64_H__ */
|