core.h 19 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734
  1. /*
  2. * Copyright (c) 2010-2011 Atheros Communications Inc.
  3. *
  4. * Permission to use, copy, modify, and/or distribute this software for any
  5. * purpose with or without fee is hereby granted, provided that the above
  6. * copyright notice and this permission notice appear in all copies.
  7. *
  8. * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES
  9. * WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF
  10. * MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR
  11. * ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES
  12. * WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN
  13. * ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF
  14. * OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.
  15. */
  16. #ifndef CORE_H
  17. #define CORE_H
  18. #include <linux/etherdevice.h>
  19. #include <linux/rtnetlink.h>
  20. #include <linux/firmware.h>
  21. #include <linux/sched.h>
  22. #include <linux/circ_buf.h>
  23. #include <net/cfg80211.h>
  24. #include "htc.h"
  25. #include "wmi.h"
  26. #include "bmi.h"
  27. #include "target.h"
  28. #define MAX_ATH6KL 1
  29. #define ATH6KL_MAX_RX_BUFFERS 16
  30. #define ATH6KL_BUFFER_SIZE 1664
  31. #define ATH6KL_MAX_AMSDU_RX_BUFFERS 4
  32. #define ATH6KL_AMSDU_REFILL_THRESHOLD 3
  33. #define ATH6KL_AMSDU_BUFFER_SIZE (WMI_MAX_AMSDU_RX_DATA_FRAME_LENGTH + 128)
  34. #define MAX_MSDU_SUBFRAME_PAYLOAD_LEN 1508
  35. #define MIN_MSDU_SUBFRAME_PAYLOAD_LEN 46
  36. #define USER_SAVEDKEYS_STAT_INIT 0
  37. #define USER_SAVEDKEYS_STAT_RUN 1
  38. #define ATH6KL_TX_TIMEOUT 10
  39. #define ATH6KL_MAX_ENDPOINTS 4
  40. #define MAX_NODE_NUM 15
  41. /* Extra bytes for htc header alignment */
  42. #define ATH6KL_HTC_ALIGN_BYTES 3
  43. /* MAX_HI_COOKIE_NUM are reserved for high priority traffic */
  44. #define MAX_DEF_COOKIE_NUM 180
  45. #define MAX_HI_COOKIE_NUM 18 /* 10% of MAX_COOKIE_NUM */
  46. #define MAX_COOKIE_NUM (MAX_DEF_COOKIE_NUM + MAX_HI_COOKIE_NUM)
  47. #define MAX_DEFAULT_SEND_QUEUE_DEPTH (MAX_DEF_COOKIE_NUM / WMM_NUM_AC)
  48. #define DISCON_TIMER_INTVAL 10000 /* in msec */
  49. #define A_DEFAULT_LISTEN_INTERVAL 100
  50. #define A_MAX_WOW_LISTEN_INTERVAL 1000
  51. /* includes also the null byte */
  52. #define ATH6KL_FIRMWARE_MAGIC "QCA-ATH6KL"
  53. enum ath6kl_fw_ie_type {
  54. ATH6KL_FW_IE_FW_VERSION = 0,
  55. ATH6KL_FW_IE_TIMESTAMP = 1,
  56. ATH6KL_FW_IE_OTP_IMAGE = 2,
  57. ATH6KL_FW_IE_FW_IMAGE = 3,
  58. ATH6KL_FW_IE_PATCH_IMAGE = 4,
  59. ATH6KL_FW_IE_RESERVED_RAM_SIZE = 5,
  60. ATH6KL_FW_IE_CAPABILITIES = 6,
  61. ATH6KL_FW_IE_PATCH_ADDR = 7,
  62. ATH6KL_FW_IE_BOARD_ADDR = 8,
  63. ATH6KL_FW_IE_VIF_MAX = 9,
  64. };
  65. enum ath6kl_fw_capability {
  66. ATH6KL_FW_CAPABILITY_HOST_P2P = 0,
  67. ATH6KL_FW_CAPABILITY_SCHED_SCAN = 1,
  68. /*
  69. * Firmware is capable of supporting P2P mgmt operations on a
  70. * station interface. After group formation, the station
  71. * interface will become a P2P client/GO interface as the case may be
  72. */
  73. ATH6KL_FW_CAPABILITY_STA_P2PDEV_DUPLEX,
  74. /* this needs to be last */
  75. ATH6KL_FW_CAPABILITY_MAX,
  76. };
  77. #define ATH6KL_CAPABILITY_LEN (ALIGN(ATH6KL_FW_CAPABILITY_MAX, 32) / 32)
  78. struct ath6kl_fw_ie {
  79. __le32 id;
  80. __le32 len;
  81. u8 data[0];
  82. };
  83. /* AR6003 1.0 definitions */
  84. #define AR6003_HW_1_0_VERSION 0x300002ba
  85. /* AR6003 2.0 definitions */
  86. #define AR6003_HW_2_0_VERSION 0x30000384
  87. #define AR6003_HW_2_0_PATCH_DOWNLOAD_ADDRESS 0x57e910
  88. #define AR6003_HW_2_0_OTP_FILE "ath6k/AR6003/hw2.0/otp.bin.z77"
  89. #define AR6003_HW_2_0_FIRMWARE_FILE "ath6k/AR6003/hw2.0/athwlan.bin.z77"
  90. #define AR6003_HW_2_0_TCMD_FIRMWARE_FILE "ath6k/AR6003/hw2.0/athtcmd_ram.bin"
  91. #define AR6003_HW_2_0_PATCH_FILE "ath6k/AR6003/hw2.0/data.patch.bin"
  92. #define AR6003_HW_2_0_FIRMWARE_2_FILE "ath6k/AR6003/hw2.0/fw-2.bin"
  93. #define AR6003_HW_2_0_BOARD_DATA_FILE "ath6k/AR6003/hw2.0/bdata.bin"
  94. #define AR6003_HW_2_0_DEFAULT_BOARD_DATA_FILE \
  95. "ath6k/AR6003/hw2.0/bdata.SD31.bin"
  96. /* AR6003 3.0 definitions */
  97. #define AR6003_HW_2_1_1_VERSION 0x30000582
  98. #define AR6003_HW_2_1_1_OTP_FILE "ath6k/AR6003/hw2.1.1/otp.bin"
  99. #define AR6003_HW_2_1_1_FIRMWARE_FILE "ath6k/AR6003/hw2.1.1/athwlan.bin"
  100. #define AR6003_HW_2_1_1_TCMD_FIRMWARE_FILE \
  101. "ath6k/AR6003/hw2.1.1/athtcmd_ram.bin"
  102. #define AR6003_HW_2_1_1_PATCH_FILE "ath6k/AR6003/hw2.1.1/data.patch.bin"
  103. #define AR6003_HW_2_1_1_FIRMWARE_2_FILE "ath6k/AR6003/hw2.1.1/fw-2.bin"
  104. #define AR6003_HW_2_1_1_BOARD_DATA_FILE "ath6k/AR6003/hw2.1.1/bdata.bin"
  105. #define AR6003_HW_2_1_1_DEFAULT_BOARD_DATA_FILE \
  106. "ath6k/AR6003/hw2.1.1/bdata.SD31.bin"
  107. /* AR6004 1.0 definitions */
  108. #define AR6004_HW_1_0_VERSION 0x30000623
  109. #define AR6004_HW_1_0_FIRMWARE_2_FILE "ath6k/AR6004/hw1.0/fw-2.bin"
  110. #define AR6004_HW_1_0_FIRMWARE_FILE "ath6k/AR6004/hw1.0/fw.ram.bin"
  111. #define AR6004_HW_1_0_BOARD_DATA_FILE "ath6k/AR6004/hw1.0/bdata.bin"
  112. #define AR6004_HW_1_0_DEFAULT_BOARD_DATA_FILE \
  113. "ath6k/AR6004/hw1.0/bdata.DB132.bin"
  114. /* AR6004 1.1 definitions */
  115. #define AR6004_HW_1_1_VERSION 0x30000001
  116. #define AR6004_HW_1_1_FIRMWARE_2_FILE "ath6k/AR6004/hw1.1/fw-2.bin"
  117. #define AR6004_HW_1_1_FIRMWARE_FILE "ath6k/AR6004/hw1.1/fw.ram.bin"
  118. #define AR6004_HW_1_1_BOARD_DATA_FILE "ath6k/AR6004/hw1.1/bdata.bin"
  119. #define AR6004_HW_1_1_DEFAULT_BOARD_DATA_FILE \
  120. "ath6k/AR6004/hw1.1/bdata.DB132.bin"
  121. /* Per STA data, used in AP mode */
  122. #define STA_PS_AWAKE BIT(0)
  123. #define STA_PS_SLEEP BIT(1)
  124. #define STA_PS_POLLED BIT(2)
  125. /* HTC TX packet tagging definitions */
  126. #define ATH6KL_CONTROL_PKT_TAG HTC_TX_PACKET_TAG_USER_DEFINED
  127. #define ATH6KL_DATA_PKT_TAG (ATH6KL_CONTROL_PKT_TAG + 1)
  128. #define AR6003_CUST_DATA_SIZE 16
  129. #define AGGR_WIN_IDX(x, y) ((x) % (y))
  130. #define AGGR_INCR_IDX(x, y) AGGR_WIN_IDX(((x) + 1), (y))
  131. #define AGGR_DCRM_IDX(x, y) AGGR_WIN_IDX(((x) - 1), (y))
  132. #define ATH6KL_MAX_SEQ_NO 0xFFF
  133. #define ATH6KL_NEXT_SEQ_NO(x) (((x) + 1) & ATH6KL_MAX_SEQ_NO)
  134. #define NUM_OF_TIDS 8
  135. #define AGGR_SZ_DEFAULT 8
  136. #define AGGR_WIN_SZ_MIN 2
  137. #define AGGR_WIN_SZ_MAX 8
  138. #define TID_WINDOW_SZ(_x) ((_x) << 1)
  139. #define AGGR_NUM_OF_FREE_NETBUFS 16
  140. #define AGGR_RX_TIMEOUT 400 /* in ms */
  141. #define WMI_TIMEOUT (2 * HZ)
  142. #define MBOX_YIELD_LIMIT 99
  143. /* configuration lags */
  144. /*
  145. * ATH6KL_CONF_IGNORE_ERP_BARKER: Ignore the barker premable in
  146. * ERP IE of beacon to determine the short premable support when
  147. * sending (Re)Assoc req.
  148. * ATH6KL_CONF_IGNORE_PS_FAIL_EVT_IN_SCAN: Don't send the power
  149. * module state transition failure events which happen during
  150. * scan, to the host.
  151. */
  152. #define ATH6KL_CONF_IGNORE_ERP_BARKER BIT(0)
  153. #define ATH6KL_CONF_IGNORE_PS_FAIL_EVT_IN_SCAN BIT(1)
  154. #define ATH6KL_CONF_ENABLE_11N BIT(2)
  155. #define ATH6KL_CONF_ENABLE_TX_BURST BIT(3)
  156. #define ATH6KL_CONF_SUSPEND_CUTPOWER BIT(4)
  157. enum wlan_low_pwr_state {
  158. WLAN_POWER_STATE_ON,
  159. WLAN_POWER_STATE_CUT_PWR,
  160. WLAN_POWER_STATE_DEEP_SLEEP,
  161. WLAN_POWER_STATE_WOW
  162. };
  163. enum sme_state {
  164. SME_DISCONNECTED,
  165. SME_CONNECTING,
  166. SME_CONNECTED
  167. };
  168. struct skb_hold_q {
  169. struct sk_buff *skb;
  170. bool is_amsdu;
  171. u16 seq_no;
  172. };
  173. struct rxtid {
  174. bool aggr;
  175. bool progress;
  176. bool timer_mon;
  177. u16 win_sz;
  178. u16 seq_next;
  179. u32 hold_q_sz;
  180. struct skb_hold_q *hold_q;
  181. struct sk_buff_head q;
  182. spinlock_t lock;
  183. };
  184. struct rxtid_stats {
  185. u32 num_into_aggr;
  186. u32 num_dups;
  187. u32 num_oow;
  188. u32 num_mpdu;
  189. u32 num_amsdu;
  190. u32 num_delivered;
  191. u32 num_timeouts;
  192. u32 num_hole;
  193. u32 num_bar;
  194. };
  195. struct aggr_info {
  196. u8 aggr_sz;
  197. u8 timer_scheduled;
  198. struct timer_list timer;
  199. struct net_device *dev;
  200. struct rxtid rx_tid[NUM_OF_TIDS];
  201. struct sk_buff_head free_q;
  202. struct rxtid_stats stat[NUM_OF_TIDS];
  203. };
  204. struct ath6kl_wep_key {
  205. u8 key_index;
  206. u8 key_len;
  207. u8 key[64];
  208. };
  209. #define ATH6KL_KEY_SEQ_LEN 8
  210. struct ath6kl_key {
  211. u8 key[WLAN_MAX_KEY_LEN];
  212. u8 key_len;
  213. u8 seq[ATH6KL_KEY_SEQ_LEN];
  214. u8 seq_len;
  215. u32 cipher;
  216. };
  217. struct ath6kl_node_mapping {
  218. u8 mac_addr[ETH_ALEN];
  219. u8 ep_id;
  220. u8 tx_pend;
  221. };
  222. struct ath6kl_cookie {
  223. struct sk_buff *skb;
  224. u32 map_no;
  225. struct htc_packet htc_pkt;
  226. struct ath6kl_cookie *arc_list_next;
  227. };
  228. struct ath6kl_sta {
  229. u16 sta_flags;
  230. u8 mac[ETH_ALEN];
  231. u8 aid;
  232. u8 keymgmt;
  233. u8 ucipher;
  234. u8 auth;
  235. u8 wpa_ie[ATH6KL_MAX_IE];
  236. struct sk_buff_head psq;
  237. spinlock_t psq_lock;
  238. };
  239. struct ath6kl_version {
  240. u32 target_ver;
  241. u32 wlan_ver;
  242. u32 abi_ver;
  243. };
  244. struct ath6kl_bmi {
  245. u32 cmd_credits;
  246. bool done_sent;
  247. u8 *cmd_buf;
  248. u32 max_data_size;
  249. u32 max_cmd_size;
  250. };
  251. struct target_stats {
  252. u64 tx_pkt;
  253. u64 tx_byte;
  254. u64 tx_ucast_pkt;
  255. u64 tx_ucast_byte;
  256. u64 tx_mcast_pkt;
  257. u64 tx_mcast_byte;
  258. u64 tx_bcast_pkt;
  259. u64 tx_bcast_byte;
  260. u64 tx_rts_success_cnt;
  261. u64 tx_pkt_per_ac[4];
  262. u64 tx_err;
  263. u64 tx_fail_cnt;
  264. u64 tx_retry_cnt;
  265. u64 tx_mult_retry_cnt;
  266. u64 tx_rts_fail_cnt;
  267. u64 rx_pkt;
  268. u64 rx_byte;
  269. u64 rx_ucast_pkt;
  270. u64 rx_ucast_byte;
  271. u64 rx_mcast_pkt;
  272. u64 rx_mcast_byte;
  273. u64 rx_bcast_pkt;
  274. u64 rx_bcast_byte;
  275. u64 rx_frgment_pkt;
  276. u64 rx_err;
  277. u64 rx_crc_err;
  278. u64 rx_key_cache_miss;
  279. u64 rx_decrypt_err;
  280. u64 rx_dupl_frame;
  281. u64 tkip_local_mic_fail;
  282. u64 tkip_cnter_measures_invoked;
  283. u64 tkip_replays;
  284. u64 tkip_fmt_err;
  285. u64 ccmp_fmt_err;
  286. u64 ccmp_replays;
  287. u64 pwr_save_fail_cnt;
  288. u64 cs_bmiss_cnt;
  289. u64 cs_low_rssi_cnt;
  290. u64 cs_connect_cnt;
  291. u64 cs_discon_cnt;
  292. s32 tx_ucast_rate;
  293. s32 rx_ucast_rate;
  294. u32 lq_val;
  295. u32 wow_pkt_dropped;
  296. u16 wow_evt_discarded;
  297. s16 noise_floor_calib;
  298. s16 cs_rssi;
  299. s16 cs_ave_beacon_rssi;
  300. u8 cs_ave_beacon_snr;
  301. u8 cs_last_roam_msec;
  302. u8 cs_snr;
  303. u8 wow_host_pkt_wakeups;
  304. u8 wow_host_evt_wakeups;
  305. u32 arp_received;
  306. u32 arp_matched;
  307. u32 arp_replied;
  308. };
  309. struct ath6kl_mbox_info {
  310. u32 htc_addr;
  311. u32 htc_ext_addr;
  312. u32 htc_ext_sz;
  313. u32 block_size;
  314. u32 gmbox_addr;
  315. u32 gmbox_sz;
  316. };
  317. /*
  318. * 802.11i defines an extended IV for use with non-WEP ciphers.
  319. * When the EXTIV bit is set in the key id byte an additional
  320. * 4 bytes immediately follow the IV for TKIP. For CCMP the
  321. * EXTIV bit is likewise set but the 8 bytes represent the
  322. * CCMP header rather than IV+extended-IV.
  323. */
  324. #define ATH6KL_KEYBUF_SIZE 16
  325. #define ATH6KL_MICBUF_SIZE (8+8) /* space for both tx and rx */
  326. #define ATH6KL_KEY_XMIT 0x01
  327. #define ATH6KL_KEY_RECV 0x02
  328. #define ATH6KL_KEY_DEFAULT 0x80 /* default xmit key */
  329. /* Initial group key for AP mode */
  330. struct ath6kl_req_key {
  331. bool valid;
  332. u8 key_index;
  333. int key_type;
  334. u8 key[WLAN_MAX_KEY_LEN];
  335. u8 key_len;
  336. };
  337. enum ath6kl_hif_type {
  338. ATH6KL_HIF_TYPE_SDIO,
  339. ATH6KL_HIF_TYPE_USB,
  340. };
  341. /*
  342. * Driver's maximum limit, note that some firmwares support only one vif
  343. * and the runtime (current) limit must be checked from ar->vif_max.
  344. */
  345. #define ATH6KL_VIF_MAX 3
  346. /* vif flags info */
  347. enum ath6kl_vif_state {
  348. CONNECTED,
  349. CONNECT_PEND,
  350. WMM_ENABLED,
  351. NETQ_STOPPED,
  352. DTIM_EXPIRED,
  353. NETDEV_REGISTERED,
  354. CLEAR_BSSFILTER_ON_BEACON,
  355. DTIM_PERIOD_AVAIL,
  356. WLAN_ENABLED,
  357. STATS_UPDATE_PEND,
  358. };
  359. struct ath6kl_vif {
  360. struct list_head list;
  361. struct wireless_dev wdev;
  362. struct net_device *ndev;
  363. struct ath6kl *ar;
  364. /* Lock to protect vif specific net_stats and flags */
  365. spinlock_t if_lock;
  366. u8 fw_vif_idx;
  367. unsigned long flags;
  368. int ssid_len;
  369. u8 ssid[IEEE80211_MAX_SSID_LEN];
  370. u8 dot11_auth_mode;
  371. u8 auth_mode;
  372. u8 prwise_crypto;
  373. u8 prwise_crypto_len;
  374. u8 grp_crypto;
  375. u8 grp_crypto_len;
  376. u8 def_txkey_index;
  377. u8 next_mode;
  378. u8 nw_type;
  379. u8 bssid[ETH_ALEN];
  380. u8 req_bssid[ETH_ALEN];
  381. u16 ch_hint;
  382. u16 bss_ch;
  383. struct ath6kl_wep_key wep_key_list[WMI_MAX_KEY_INDEX + 1];
  384. struct ath6kl_key keys[WMI_MAX_KEY_INDEX + 1];
  385. struct aggr_info *aggr_cntxt;
  386. struct timer_list disconnect_timer;
  387. struct timer_list sched_scan_timer;
  388. struct cfg80211_scan_request *scan_req;
  389. enum sme_state sme_state;
  390. int reconnect_flag;
  391. u32 last_roc_id;
  392. u32 last_cancel_roc_id;
  393. u32 send_action_id;
  394. bool probe_req_report;
  395. u16 next_chan;
  396. u16 assoc_bss_beacon_int;
  397. u8 assoc_bss_dtim_period;
  398. struct net_device_stats net_stats;
  399. struct target_stats target_stats;
  400. };
  401. #define WOW_LIST_ID 0
  402. #define WOW_HOST_REQ_DELAY 500 /* ms */
  403. #define ATH6KL_SCHED_SCAN_RESULT_DELAY 5000 /* ms */
  404. /* Flag info */
  405. enum ath6kl_dev_state {
  406. WMI_ENABLED,
  407. WMI_READY,
  408. WMI_CTRL_EP_FULL,
  409. TESTMODE,
  410. DESTROY_IN_PROGRESS,
  411. SKIP_SCAN,
  412. ROAM_TBL_PEND,
  413. FIRST_BOOT,
  414. };
  415. enum ath6kl_state {
  416. ATH6KL_STATE_OFF,
  417. ATH6KL_STATE_ON,
  418. ATH6KL_STATE_DEEPSLEEP,
  419. ATH6KL_STATE_CUTPOWER,
  420. ATH6KL_STATE_WOW,
  421. ATH6KL_STATE_SCHED_SCAN,
  422. };
  423. struct ath6kl {
  424. struct device *dev;
  425. struct wiphy *wiphy;
  426. enum ath6kl_state state;
  427. struct ath6kl_bmi bmi;
  428. const struct ath6kl_hif_ops *hif_ops;
  429. struct wmi *wmi;
  430. int tx_pending[ENDPOINT_MAX];
  431. int total_tx_data_pend;
  432. struct htc_target *htc_target;
  433. enum ath6kl_hif_type hif_type;
  434. void *hif_priv;
  435. struct list_head vif_list;
  436. /* Lock to avoid race in vif_list entries among add/del/traverse */
  437. spinlock_t list_lock;
  438. u8 num_vif;
  439. unsigned int vif_max;
  440. u8 max_norm_iface;
  441. u8 avail_idx_map;
  442. spinlock_t lock;
  443. struct semaphore sem;
  444. u16 listen_intvl_b;
  445. u16 listen_intvl_t;
  446. u8 lrssi_roam_threshold;
  447. struct ath6kl_version version;
  448. u32 target_type;
  449. u8 tx_pwr;
  450. struct ath6kl_node_mapping node_map[MAX_NODE_NUM];
  451. u8 ibss_ps_enable;
  452. bool ibss_if_active;
  453. u8 node_num;
  454. u8 next_ep_id;
  455. struct ath6kl_cookie *cookie_list;
  456. u32 cookie_count;
  457. enum htc_endpoint_id ac2ep_map[WMM_NUM_AC];
  458. bool ac_stream_active[WMM_NUM_AC];
  459. u8 ac_stream_pri_map[WMM_NUM_AC];
  460. u8 hiac_stream_active_pri;
  461. u8 ep2ac_map[ENDPOINT_MAX];
  462. enum htc_endpoint_id ctrl_ep;
  463. struct ath6kl_htc_credit_info credit_state_info;
  464. u32 connect_ctrl_flags;
  465. u32 user_key_ctrl;
  466. u8 usr_bss_filter;
  467. struct ath6kl_sta sta_list[AP_MAX_NUM_STA];
  468. u8 sta_list_index;
  469. struct ath6kl_req_key ap_mode_bkey;
  470. struct sk_buff_head mcastpsq;
  471. spinlock_t mcastpsq_lock;
  472. u8 intra_bss;
  473. struct wmi_ap_mode_stat ap_stats;
  474. u8 ap_country_code[3];
  475. struct list_head amsdu_rx_buffer_queue;
  476. u8 rx_meta_ver;
  477. enum wlan_low_pwr_state wlan_pwr_state;
  478. u8 mac_addr[ETH_ALEN];
  479. #define AR_MCAST_FILTER_MAC_ADDR_SIZE 4
  480. struct {
  481. void *rx_report;
  482. size_t rx_report_len;
  483. } tm;
  484. struct ath6kl_hw {
  485. u32 id;
  486. const char *name;
  487. u32 dataset_patch_addr;
  488. u32 app_load_addr;
  489. u32 app_start_override_addr;
  490. u32 board_ext_data_addr;
  491. u32 reserved_ram_size;
  492. u32 board_addr;
  493. u32 refclk_hz;
  494. u32 uarttx_pin;
  495. const char *fw_otp;
  496. const char *fw;
  497. const char *fw_tcmd;
  498. const char *fw_patch;
  499. const char *fw_api2;
  500. const char *fw_board;
  501. const char *fw_default_board;
  502. } hw;
  503. u16 conf_flags;
  504. wait_queue_head_t event_wq;
  505. struct ath6kl_mbox_info mbox_info;
  506. struct ath6kl_cookie cookie_mem[MAX_COOKIE_NUM];
  507. unsigned long flag;
  508. u8 *fw_board;
  509. size_t fw_board_len;
  510. u8 *fw_otp;
  511. size_t fw_otp_len;
  512. u8 *fw;
  513. size_t fw_len;
  514. u8 *fw_patch;
  515. size_t fw_patch_len;
  516. unsigned long fw_capabilities[ATH6KL_CAPABILITY_LEN];
  517. struct workqueue_struct *ath6kl_wq;
  518. struct dentry *debugfs_phy;
  519. bool p2p;
  520. #ifdef CONFIG_ATH6KL_DEBUG
  521. struct {
  522. struct circ_buf fwlog_buf;
  523. spinlock_t fwlog_lock;
  524. void *fwlog_tmp;
  525. u32 fwlog_mask;
  526. unsigned int dbgfs_diag_reg;
  527. u32 diag_reg_addr_wr;
  528. u32 diag_reg_val_wr;
  529. struct {
  530. unsigned int invalid_rate;
  531. } war_stats;
  532. u8 *roam_tbl;
  533. unsigned int roam_tbl_len;
  534. u8 keepalive;
  535. u8 disc_timeout;
  536. } debug;
  537. #endif /* CONFIG_ATH6KL_DEBUG */
  538. };
  539. static inline struct ath6kl *ath6kl_priv(struct net_device *dev)
  540. {
  541. return ((struct ath6kl_vif *) netdev_priv(dev))->ar;
  542. }
  543. static inline u32 ath6kl_get_hi_item_addr(struct ath6kl *ar,
  544. u32 item_offset)
  545. {
  546. u32 addr = 0;
  547. if (ar->target_type == TARGET_TYPE_AR6003)
  548. addr = ATH6KL_AR6003_HI_START_ADDR + item_offset;
  549. else if (ar->target_type == TARGET_TYPE_AR6004)
  550. addr = ATH6KL_AR6004_HI_START_ADDR + item_offset;
  551. return addr;
  552. }
  553. int ath6kl_configure_target(struct ath6kl *ar);
  554. void ath6kl_detect_error(unsigned long ptr);
  555. void disconnect_timer_handler(unsigned long ptr);
  556. void init_netdev(struct net_device *dev);
  557. void ath6kl_cookie_init(struct ath6kl *ar);
  558. void ath6kl_cookie_cleanup(struct ath6kl *ar);
  559. void ath6kl_rx(struct htc_target *target, struct htc_packet *packet);
  560. void ath6kl_tx_complete(void *context, struct list_head *packet_queue);
  561. enum htc_send_full_action ath6kl_tx_queue_full(struct htc_target *target,
  562. struct htc_packet *packet);
  563. void ath6kl_stop_txrx(struct ath6kl *ar);
  564. void ath6kl_cleanup_amsdu_rxbufs(struct ath6kl *ar);
  565. int ath6kl_diag_write32(struct ath6kl *ar, u32 address, __le32 value);
  566. int ath6kl_diag_write(struct ath6kl *ar, u32 address, void *data, u32 length);
  567. int ath6kl_diag_read32(struct ath6kl *ar, u32 address, u32 *value);
  568. int ath6kl_diag_read(struct ath6kl *ar, u32 address, void *data, u32 length);
  569. int ath6kl_read_fwlogs(struct ath6kl *ar);
  570. void ath6kl_init_profile_info(struct ath6kl_vif *vif);
  571. void ath6kl_tx_data_cleanup(struct ath6kl *ar);
  572. struct ath6kl_cookie *ath6kl_alloc_cookie(struct ath6kl *ar);
  573. void ath6kl_free_cookie(struct ath6kl *ar, struct ath6kl_cookie *cookie);
  574. int ath6kl_data_tx(struct sk_buff *skb, struct net_device *dev);
  575. struct aggr_info *aggr_init(struct net_device *dev);
  576. void ath6kl_rx_refill(struct htc_target *target,
  577. enum htc_endpoint_id endpoint);
  578. void ath6kl_refill_amsdu_rxbufs(struct ath6kl *ar, int count);
  579. struct htc_packet *ath6kl_alloc_amsdu_rxbuf(struct htc_target *target,
  580. enum htc_endpoint_id endpoint,
  581. int len);
  582. void aggr_module_destroy(struct aggr_info *aggr_info);
  583. void aggr_reset_state(struct aggr_info *aggr_info);
  584. struct ath6kl_sta *ath6kl_find_sta(struct ath6kl_vif *vif, u8 * node_addr);
  585. struct ath6kl_sta *ath6kl_find_sta_by_aid(struct ath6kl *ar, u8 aid);
  586. void ath6kl_ready_event(void *devt, u8 * datap, u32 sw_ver, u32 abi_ver);
  587. int ath6kl_control_tx(void *devt, struct sk_buff *skb,
  588. enum htc_endpoint_id eid);
  589. void ath6kl_connect_event(struct ath6kl_vif *vif, u16 channel,
  590. u8 *bssid, u16 listen_int,
  591. u16 beacon_int, enum network_type net_type,
  592. u8 beacon_ie_len, u8 assoc_req_len,
  593. u8 assoc_resp_len, u8 *assoc_info);
  594. void ath6kl_connect_ap_mode_bss(struct ath6kl_vif *vif, u16 channel);
  595. void ath6kl_connect_ap_mode_sta(struct ath6kl_vif *vif, u16 aid, u8 *mac_addr,
  596. u8 keymgmt, u8 ucipher, u8 auth,
  597. u8 assoc_req_len, u8 *assoc_info);
  598. void ath6kl_disconnect_event(struct ath6kl_vif *vif, u8 reason,
  599. u8 *bssid, u8 assoc_resp_len,
  600. u8 *assoc_info, u16 prot_reason_status);
  601. void ath6kl_tkip_micerr_event(struct ath6kl_vif *vif, u8 keyid, bool ismcast);
  602. void ath6kl_txpwr_rx_evt(void *devt, u8 tx_pwr);
  603. void ath6kl_scan_complete_evt(struct ath6kl_vif *vif, int status);
  604. void ath6kl_tgt_stats_event(struct ath6kl_vif *vif, u8 *ptr, u32 len);
  605. void ath6kl_indicate_tx_activity(void *devt, u8 traffic_class, bool active);
  606. enum htc_endpoint_id ath6kl_ac2_endpoint_id(void *devt, u8 ac);
  607. void ath6kl_pspoll_event(struct ath6kl_vif *vif, u8 aid);
  608. void ath6kl_dtimexpiry_event(struct ath6kl_vif *vif);
  609. void ath6kl_disconnect(struct ath6kl_vif *vif);
  610. void aggr_recv_delba_req_evt(struct ath6kl_vif *vif, u8 tid);
  611. void aggr_recv_addba_req_evt(struct ath6kl_vif *vif, u8 tid, u16 seq_no,
  612. u8 win_sz);
  613. void ath6kl_wakeup_event(void *dev);
  614. void ath6kl_reset_device(struct ath6kl *ar, u32 target_type,
  615. bool wait_fot_compltn, bool cold_reset);
  616. void ath6kl_init_control_info(struct ath6kl_vif *vif);
  617. void ath6kl_deinit_if_data(struct ath6kl_vif *vif);
  618. void ath6kl_core_free(struct ath6kl *ar);
  619. struct ath6kl_vif *ath6kl_vif_first(struct ath6kl *ar);
  620. void ath6kl_cleanup_vif(struct ath6kl_vif *vif, bool wmi_ready);
  621. int ath6kl_init_hw_start(struct ath6kl *ar);
  622. int ath6kl_init_hw_stop(struct ath6kl *ar);
  623. void ath6kl_check_wow_status(struct ath6kl *ar);
  624. #endif /* CORE_H */