ixgbe_dcb_nl.c 23 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794
  1. /*******************************************************************************
  2. Intel 10 Gigabit PCI Express Linux driver
  3. Copyright(c) 1999 - 2012 Intel Corporation.
  4. This program is free software; you can redistribute it and/or modify it
  5. under the terms and conditions of the GNU General Public License,
  6. version 2, as published by the Free Software Foundation.
  7. This program is distributed in the hope it will be useful, but WITHOUT
  8. ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
  9. FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
  10. more details.
  11. You should have received a copy of the GNU General Public License along with
  12. this program; if not, write to the Free Software Foundation, Inc.,
  13. 51 Franklin St - Fifth Floor, Boston, MA 02110-1301 USA.
  14. The full GNU General Public License is included in this distribution in
  15. the file called "COPYING".
  16. Contact Information:
  17. Linux NICS <linux.nics@intel.com>
  18. e1000-devel Mailing List <e1000-devel@lists.sourceforge.net>
  19. Intel Corporation, 5200 N.E. Elam Young Parkway, Hillsboro, OR 97124-6497
  20. *******************************************************************************/
  21. #include "ixgbe.h"
  22. #include <linux/dcbnl.h>
  23. #include "ixgbe_dcb_82598.h"
  24. #include "ixgbe_dcb_82599.h"
  25. /* Callbacks for DCB netlink in the kernel */
  26. #define BIT_DCB_MODE 0x01
  27. #define BIT_PFC 0x02
  28. #define BIT_PG_RX 0x04
  29. #define BIT_PG_TX 0x08
  30. #define BIT_APP_UPCHG 0x10
  31. #define BIT_LINKSPEED 0x80
  32. /* Responses for the DCB_C_SET_ALL command */
  33. #define DCB_HW_CHG_RST 0 /* DCB configuration changed with reset */
  34. #define DCB_NO_HW_CHG 1 /* DCB configuration did not change */
  35. #define DCB_HW_CHG 2 /* DCB configuration changed, no reset */
  36. int ixgbe_copy_dcb_cfg(struct ixgbe_dcb_config *src_dcb_cfg,
  37. struct ixgbe_dcb_config *dst_dcb_cfg, int tc_max)
  38. {
  39. struct tc_configuration *src_tc_cfg = NULL;
  40. struct tc_configuration *dst_tc_cfg = NULL;
  41. int i;
  42. if (!src_dcb_cfg || !dst_dcb_cfg)
  43. return -EINVAL;
  44. for (i = DCB_PG_ATTR_TC_0; i < tc_max + DCB_PG_ATTR_TC_0; i++) {
  45. src_tc_cfg = &src_dcb_cfg->tc_config[i - DCB_PG_ATTR_TC_0];
  46. dst_tc_cfg = &dst_dcb_cfg->tc_config[i - DCB_PG_ATTR_TC_0];
  47. dst_tc_cfg->path[DCB_TX_CONFIG].prio_type =
  48. src_tc_cfg->path[DCB_TX_CONFIG].prio_type;
  49. dst_tc_cfg->path[DCB_TX_CONFIG].bwg_id =
  50. src_tc_cfg->path[DCB_TX_CONFIG].bwg_id;
  51. dst_tc_cfg->path[DCB_TX_CONFIG].bwg_percent =
  52. src_tc_cfg->path[DCB_TX_CONFIG].bwg_percent;
  53. dst_tc_cfg->path[DCB_TX_CONFIG].up_to_tc_bitmap =
  54. src_tc_cfg->path[DCB_TX_CONFIG].up_to_tc_bitmap;
  55. dst_tc_cfg->path[DCB_RX_CONFIG].prio_type =
  56. src_tc_cfg->path[DCB_RX_CONFIG].prio_type;
  57. dst_tc_cfg->path[DCB_RX_CONFIG].bwg_id =
  58. src_tc_cfg->path[DCB_RX_CONFIG].bwg_id;
  59. dst_tc_cfg->path[DCB_RX_CONFIG].bwg_percent =
  60. src_tc_cfg->path[DCB_RX_CONFIG].bwg_percent;
  61. dst_tc_cfg->path[DCB_RX_CONFIG].up_to_tc_bitmap =
  62. src_tc_cfg->path[DCB_RX_CONFIG].up_to_tc_bitmap;
  63. }
  64. for (i = DCB_PG_ATTR_BW_ID_0; i < DCB_PG_ATTR_BW_ID_MAX; i++) {
  65. dst_dcb_cfg->bw_percentage[DCB_TX_CONFIG]
  66. [i-DCB_PG_ATTR_BW_ID_0] = src_dcb_cfg->bw_percentage
  67. [DCB_TX_CONFIG][i-DCB_PG_ATTR_BW_ID_0];
  68. dst_dcb_cfg->bw_percentage[DCB_RX_CONFIG]
  69. [i-DCB_PG_ATTR_BW_ID_0] = src_dcb_cfg->bw_percentage
  70. [DCB_RX_CONFIG][i-DCB_PG_ATTR_BW_ID_0];
  71. }
  72. for (i = DCB_PFC_UP_ATTR_0; i < DCB_PFC_UP_ATTR_MAX; i++) {
  73. dst_dcb_cfg->tc_config[i - DCB_PFC_UP_ATTR_0].dcb_pfc =
  74. src_dcb_cfg->tc_config[i - DCB_PFC_UP_ATTR_0].dcb_pfc;
  75. }
  76. dst_dcb_cfg->pfc_mode_enable = src_dcb_cfg->pfc_mode_enable;
  77. return 0;
  78. }
  79. static u8 ixgbe_dcbnl_get_state(struct net_device *netdev)
  80. {
  81. struct ixgbe_adapter *adapter = netdev_priv(netdev);
  82. return !!(adapter->flags & IXGBE_FLAG_DCB_ENABLED);
  83. }
  84. static u8 ixgbe_dcbnl_set_state(struct net_device *netdev, u8 state)
  85. {
  86. u8 err = 0;
  87. u8 prio_tc[MAX_USER_PRIORITY] = {0};
  88. int i;
  89. struct ixgbe_adapter *adapter = netdev_priv(netdev);
  90. /* Fail command if not in CEE mode */
  91. if (!(adapter->dcbx_cap & DCB_CAP_DCBX_VER_CEE))
  92. return 1;
  93. /* verify there is something to do, if not then exit */
  94. if (!!state != !(adapter->flags & IXGBE_FLAG_DCB_ENABLED))
  95. return err;
  96. if (state > 0) {
  97. err = ixgbe_setup_tc(netdev, adapter->dcb_cfg.num_tcs.pg_tcs);
  98. ixgbe_dcb_unpack_map(&adapter->dcb_cfg, DCB_TX_CONFIG, prio_tc);
  99. } else {
  100. err = ixgbe_setup_tc(netdev, 0);
  101. }
  102. for (i = 0; i < IEEE_8021QAZ_MAX_TCS; i++)
  103. netdev_set_prio_tc_map(netdev, i, prio_tc[i]);
  104. return err;
  105. }
  106. static void ixgbe_dcbnl_get_perm_hw_addr(struct net_device *netdev,
  107. u8 *perm_addr)
  108. {
  109. struct ixgbe_adapter *adapter = netdev_priv(netdev);
  110. int i, j;
  111. memset(perm_addr, 0xff, MAX_ADDR_LEN);
  112. for (i = 0; i < netdev->addr_len; i++)
  113. perm_addr[i] = adapter->hw.mac.perm_addr[i];
  114. switch (adapter->hw.mac.type) {
  115. case ixgbe_mac_82599EB:
  116. case ixgbe_mac_X540:
  117. for (j = 0; j < netdev->addr_len; j++, i++)
  118. perm_addr[i] = adapter->hw.mac.san_addr[j];
  119. break;
  120. default:
  121. break;
  122. }
  123. }
  124. static void ixgbe_dcbnl_set_pg_tc_cfg_tx(struct net_device *netdev, int tc,
  125. u8 prio, u8 bwg_id, u8 bw_pct,
  126. u8 up_map)
  127. {
  128. struct ixgbe_adapter *adapter = netdev_priv(netdev);
  129. if (prio != DCB_ATTR_VALUE_UNDEFINED)
  130. adapter->temp_dcb_cfg.tc_config[tc].path[0].prio_type = prio;
  131. if (bwg_id != DCB_ATTR_VALUE_UNDEFINED)
  132. adapter->temp_dcb_cfg.tc_config[tc].path[0].bwg_id = bwg_id;
  133. if (bw_pct != DCB_ATTR_VALUE_UNDEFINED)
  134. adapter->temp_dcb_cfg.tc_config[tc].path[0].bwg_percent =
  135. bw_pct;
  136. if (up_map != DCB_ATTR_VALUE_UNDEFINED)
  137. adapter->temp_dcb_cfg.tc_config[tc].path[0].up_to_tc_bitmap =
  138. up_map;
  139. if ((adapter->temp_dcb_cfg.tc_config[tc].path[0].prio_type !=
  140. adapter->dcb_cfg.tc_config[tc].path[0].prio_type) ||
  141. (adapter->temp_dcb_cfg.tc_config[tc].path[0].bwg_id !=
  142. adapter->dcb_cfg.tc_config[tc].path[0].bwg_id) ||
  143. (adapter->temp_dcb_cfg.tc_config[tc].path[0].bwg_percent !=
  144. adapter->dcb_cfg.tc_config[tc].path[0].bwg_percent) ||
  145. (adapter->temp_dcb_cfg.tc_config[tc].path[0].up_to_tc_bitmap !=
  146. adapter->dcb_cfg.tc_config[tc].path[0].up_to_tc_bitmap))
  147. adapter->dcb_set_bitmap |= BIT_PG_TX;
  148. if (adapter->temp_dcb_cfg.tc_config[tc].path[0].up_to_tc_bitmap !=
  149. adapter->dcb_cfg.tc_config[tc].path[0].up_to_tc_bitmap)
  150. adapter->dcb_set_bitmap |= BIT_PFC | BIT_APP_UPCHG;
  151. }
  152. static void ixgbe_dcbnl_set_pg_bwg_cfg_tx(struct net_device *netdev, int bwg_id,
  153. u8 bw_pct)
  154. {
  155. struct ixgbe_adapter *adapter = netdev_priv(netdev);
  156. adapter->temp_dcb_cfg.bw_percentage[0][bwg_id] = bw_pct;
  157. if (adapter->temp_dcb_cfg.bw_percentage[0][bwg_id] !=
  158. adapter->dcb_cfg.bw_percentage[0][bwg_id])
  159. adapter->dcb_set_bitmap |= BIT_PG_TX;
  160. }
  161. static void ixgbe_dcbnl_set_pg_tc_cfg_rx(struct net_device *netdev, int tc,
  162. u8 prio, u8 bwg_id, u8 bw_pct,
  163. u8 up_map)
  164. {
  165. struct ixgbe_adapter *adapter = netdev_priv(netdev);
  166. if (prio != DCB_ATTR_VALUE_UNDEFINED)
  167. adapter->temp_dcb_cfg.tc_config[tc].path[1].prio_type = prio;
  168. if (bwg_id != DCB_ATTR_VALUE_UNDEFINED)
  169. adapter->temp_dcb_cfg.tc_config[tc].path[1].bwg_id = bwg_id;
  170. if (bw_pct != DCB_ATTR_VALUE_UNDEFINED)
  171. adapter->temp_dcb_cfg.tc_config[tc].path[1].bwg_percent =
  172. bw_pct;
  173. if (up_map != DCB_ATTR_VALUE_UNDEFINED)
  174. adapter->temp_dcb_cfg.tc_config[tc].path[1].up_to_tc_bitmap =
  175. up_map;
  176. if ((adapter->temp_dcb_cfg.tc_config[tc].path[1].prio_type !=
  177. adapter->dcb_cfg.tc_config[tc].path[1].prio_type) ||
  178. (adapter->temp_dcb_cfg.tc_config[tc].path[1].bwg_id !=
  179. adapter->dcb_cfg.tc_config[tc].path[1].bwg_id) ||
  180. (adapter->temp_dcb_cfg.tc_config[tc].path[1].bwg_percent !=
  181. adapter->dcb_cfg.tc_config[tc].path[1].bwg_percent) ||
  182. (adapter->temp_dcb_cfg.tc_config[tc].path[1].up_to_tc_bitmap !=
  183. adapter->dcb_cfg.tc_config[tc].path[1].up_to_tc_bitmap))
  184. adapter->dcb_set_bitmap |= BIT_PG_RX;
  185. if (adapter->temp_dcb_cfg.tc_config[tc].path[1].up_to_tc_bitmap !=
  186. adapter->dcb_cfg.tc_config[tc].path[1].up_to_tc_bitmap)
  187. adapter->dcb_set_bitmap |= BIT_PFC;
  188. }
  189. static void ixgbe_dcbnl_set_pg_bwg_cfg_rx(struct net_device *netdev, int bwg_id,
  190. u8 bw_pct)
  191. {
  192. struct ixgbe_adapter *adapter = netdev_priv(netdev);
  193. adapter->temp_dcb_cfg.bw_percentage[1][bwg_id] = bw_pct;
  194. if (adapter->temp_dcb_cfg.bw_percentage[1][bwg_id] !=
  195. adapter->dcb_cfg.bw_percentage[1][bwg_id])
  196. adapter->dcb_set_bitmap |= BIT_PG_RX;
  197. }
  198. static void ixgbe_dcbnl_get_pg_tc_cfg_tx(struct net_device *netdev, int tc,
  199. u8 *prio, u8 *bwg_id, u8 *bw_pct,
  200. u8 *up_map)
  201. {
  202. struct ixgbe_adapter *adapter = netdev_priv(netdev);
  203. *prio = adapter->dcb_cfg.tc_config[tc].path[0].prio_type;
  204. *bwg_id = adapter->dcb_cfg.tc_config[tc].path[0].bwg_id;
  205. *bw_pct = adapter->dcb_cfg.tc_config[tc].path[0].bwg_percent;
  206. *up_map = adapter->dcb_cfg.tc_config[tc].path[0].up_to_tc_bitmap;
  207. }
  208. static void ixgbe_dcbnl_get_pg_bwg_cfg_tx(struct net_device *netdev, int bwg_id,
  209. u8 *bw_pct)
  210. {
  211. struct ixgbe_adapter *adapter = netdev_priv(netdev);
  212. *bw_pct = adapter->dcb_cfg.bw_percentage[0][bwg_id];
  213. }
  214. static void ixgbe_dcbnl_get_pg_tc_cfg_rx(struct net_device *netdev, int tc,
  215. u8 *prio, u8 *bwg_id, u8 *bw_pct,
  216. u8 *up_map)
  217. {
  218. struct ixgbe_adapter *adapter = netdev_priv(netdev);
  219. *prio = adapter->dcb_cfg.tc_config[tc].path[1].prio_type;
  220. *bwg_id = adapter->dcb_cfg.tc_config[tc].path[1].bwg_id;
  221. *bw_pct = adapter->dcb_cfg.tc_config[tc].path[1].bwg_percent;
  222. *up_map = adapter->dcb_cfg.tc_config[tc].path[1].up_to_tc_bitmap;
  223. }
  224. static void ixgbe_dcbnl_get_pg_bwg_cfg_rx(struct net_device *netdev, int bwg_id,
  225. u8 *bw_pct)
  226. {
  227. struct ixgbe_adapter *adapter = netdev_priv(netdev);
  228. *bw_pct = adapter->dcb_cfg.bw_percentage[1][bwg_id];
  229. }
  230. static void ixgbe_dcbnl_set_pfc_cfg(struct net_device *netdev, int priority,
  231. u8 setting)
  232. {
  233. struct ixgbe_adapter *adapter = netdev_priv(netdev);
  234. adapter->temp_dcb_cfg.tc_config[priority].dcb_pfc = setting;
  235. if (adapter->temp_dcb_cfg.tc_config[priority].dcb_pfc !=
  236. adapter->dcb_cfg.tc_config[priority].dcb_pfc) {
  237. adapter->dcb_set_bitmap |= BIT_PFC;
  238. adapter->temp_dcb_cfg.pfc_mode_enable = true;
  239. }
  240. }
  241. static void ixgbe_dcbnl_get_pfc_cfg(struct net_device *netdev, int priority,
  242. u8 *setting)
  243. {
  244. struct ixgbe_adapter *adapter = netdev_priv(netdev);
  245. *setting = adapter->dcb_cfg.tc_config[priority].dcb_pfc;
  246. }
  247. #ifdef IXGBE_FCOE
  248. static void ixgbe_dcbnl_devreset(struct net_device *dev)
  249. {
  250. struct ixgbe_adapter *adapter = netdev_priv(dev);
  251. while (test_and_set_bit(__IXGBE_RESETTING, &adapter->state))
  252. usleep_range(1000, 2000);
  253. if (netif_running(dev))
  254. dev->netdev_ops->ndo_stop(dev);
  255. ixgbe_clear_interrupt_scheme(adapter);
  256. ixgbe_init_interrupt_scheme(adapter);
  257. if (netif_running(dev))
  258. dev->netdev_ops->ndo_open(dev);
  259. clear_bit(__IXGBE_RESETTING, &adapter->state);
  260. }
  261. #endif
  262. static u8 ixgbe_dcbnl_set_all(struct net_device *netdev)
  263. {
  264. struct ixgbe_adapter *adapter = netdev_priv(netdev);
  265. int ret, i;
  266. #ifdef IXGBE_FCOE
  267. struct dcb_app app = {
  268. .selector = DCB_APP_IDTYPE_ETHTYPE,
  269. .protocol = ETH_P_FCOE,
  270. };
  271. u8 up;
  272. /* In IEEE mode, use the IEEE Ethertype selector value */
  273. if (adapter->dcbx_cap & DCB_CAP_DCBX_VER_IEEE) {
  274. app.selector = IEEE_8021QAZ_APP_SEL_ETHERTYPE;
  275. up = dcb_ieee_getapp_mask(netdev, &app);
  276. } else {
  277. up = dcb_getapp(netdev, &app);
  278. }
  279. #endif
  280. /* Fail command if not in CEE mode */
  281. if (!(adapter->dcbx_cap & DCB_CAP_DCBX_VER_CEE))
  282. return 1;
  283. ret = ixgbe_copy_dcb_cfg(&adapter->temp_dcb_cfg, &adapter->dcb_cfg,
  284. MAX_TRAFFIC_CLASS);
  285. if (ret)
  286. return DCB_NO_HW_CHG;
  287. if (adapter->dcb_cfg.pfc_mode_enable) {
  288. switch (adapter->hw.mac.type) {
  289. case ixgbe_mac_82599EB:
  290. case ixgbe_mac_X540:
  291. if (adapter->hw.fc.current_mode != ixgbe_fc_pfc)
  292. adapter->last_lfc_mode =
  293. adapter->hw.fc.current_mode;
  294. break;
  295. default:
  296. break;
  297. }
  298. adapter->hw.fc.requested_mode = ixgbe_fc_pfc;
  299. } else {
  300. switch (adapter->hw.mac.type) {
  301. case ixgbe_mac_82598EB:
  302. adapter->hw.fc.requested_mode = ixgbe_fc_none;
  303. break;
  304. case ixgbe_mac_82599EB:
  305. case ixgbe_mac_X540:
  306. adapter->hw.fc.requested_mode = adapter->last_lfc_mode;
  307. break;
  308. default:
  309. break;
  310. }
  311. }
  312. if (adapter->dcb_set_bitmap & (BIT_PG_TX|BIT_PG_RX)) {
  313. u16 refill[MAX_TRAFFIC_CLASS], max[MAX_TRAFFIC_CLASS];
  314. u8 bwg_id[MAX_TRAFFIC_CLASS], prio_type[MAX_TRAFFIC_CLASS];
  315. /* Priority to TC mapping in CEE case default to 1:1 */
  316. u8 prio_tc[MAX_USER_PRIORITY];
  317. int max_frame = adapter->netdev->mtu + ETH_HLEN + ETH_FCS_LEN;
  318. #ifdef IXGBE_FCOE
  319. if (adapter->netdev->features & NETIF_F_FCOE_MTU)
  320. max_frame = max(max_frame, IXGBE_FCOE_JUMBO_FRAME_SIZE);
  321. #endif
  322. ixgbe_dcb_calculate_tc_credits(&adapter->hw, &adapter->dcb_cfg,
  323. max_frame, DCB_TX_CONFIG);
  324. ixgbe_dcb_calculate_tc_credits(&adapter->hw, &adapter->dcb_cfg,
  325. max_frame, DCB_RX_CONFIG);
  326. ixgbe_dcb_unpack_refill(&adapter->dcb_cfg,
  327. DCB_TX_CONFIG, refill);
  328. ixgbe_dcb_unpack_max(&adapter->dcb_cfg, max);
  329. ixgbe_dcb_unpack_bwgid(&adapter->dcb_cfg,
  330. DCB_TX_CONFIG, bwg_id);
  331. ixgbe_dcb_unpack_prio(&adapter->dcb_cfg,
  332. DCB_TX_CONFIG, prio_type);
  333. ixgbe_dcb_unpack_map(&adapter->dcb_cfg,
  334. DCB_TX_CONFIG, prio_tc);
  335. ixgbe_dcb_hw_ets_config(&adapter->hw, refill, max,
  336. bwg_id, prio_type, prio_tc);
  337. for (i = 0; i < IEEE_8021QAZ_MAX_TCS; i++)
  338. netdev_set_prio_tc_map(netdev, i, prio_tc[i]);
  339. }
  340. if (adapter->dcb_set_bitmap & BIT_PFC) {
  341. u8 pfc_en;
  342. u8 prio_tc[MAX_USER_PRIORITY];
  343. ixgbe_dcb_unpack_map(&adapter->dcb_cfg,
  344. DCB_TX_CONFIG, prio_tc);
  345. ixgbe_dcb_unpack_pfc(&adapter->dcb_cfg, &pfc_en);
  346. ixgbe_dcb_hw_pfc_config(&adapter->hw, pfc_en, prio_tc);
  347. ret = DCB_HW_CHG;
  348. }
  349. if (adapter->dcb_cfg.pfc_mode_enable)
  350. adapter->hw.fc.current_mode = ixgbe_fc_pfc;
  351. #ifdef IXGBE_FCOE
  352. /* Reprogam FCoE hardware offloads when the traffic class
  353. * FCoE is using changes. This happens if the APP info
  354. * changes or the up2tc mapping is updated.
  355. */
  356. if ((up && !(up & (1 << adapter->fcoe.up))) ||
  357. (adapter->dcb_set_bitmap & BIT_APP_UPCHG)) {
  358. adapter->fcoe.up = ffs(up) - 1;
  359. ixgbe_dcbnl_devreset(netdev);
  360. ret = DCB_HW_CHG_RST;
  361. }
  362. #endif
  363. adapter->dcb_set_bitmap = 0x00;
  364. return ret;
  365. }
  366. static u8 ixgbe_dcbnl_getcap(struct net_device *netdev, int capid, u8 *cap)
  367. {
  368. struct ixgbe_adapter *adapter = netdev_priv(netdev);
  369. switch (capid) {
  370. case DCB_CAP_ATTR_PG:
  371. *cap = true;
  372. break;
  373. case DCB_CAP_ATTR_PFC:
  374. *cap = true;
  375. break;
  376. case DCB_CAP_ATTR_UP2TC:
  377. *cap = false;
  378. break;
  379. case DCB_CAP_ATTR_PG_TCS:
  380. *cap = 0x80;
  381. break;
  382. case DCB_CAP_ATTR_PFC_TCS:
  383. *cap = 0x80;
  384. break;
  385. case DCB_CAP_ATTR_GSP:
  386. *cap = true;
  387. break;
  388. case DCB_CAP_ATTR_BCN:
  389. *cap = false;
  390. break;
  391. case DCB_CAP_ATTR_DCBX:
  392. *cap = adapter->dcbx_cap;
  393. break;
  394. default:
  395. *cap = false;
  396. break;
  397. }
  398. return 0;
  399. }
  400. static u8 ixgbe_dcbnl_getnumtcs(struct net_device *netdev, int tcid, u8 *num)
  401. {
  402. struct ixgbe_adapter *adapter = netdev_priv(netdev);
  403. u8 rval = 0;
  404. if (adapter->flags & IXGBE_FLAG_DCB_ENABLED) {
  405. switch (tcid) {
  406. case DCB_NUMTCS_ATTR_PG:
  407. *num = adapter->dcb_cfg.num_tcs.pg_tcs;
  408. break;
  409. case DCB_NUMTCS_ATTR_PFC:
  410. *num = adapter->dcb_cfg.num_tcs.pfc_tcs;
  411. break;
  412. default:
  413. rval = -EINVAL;
  414. break;
  415. }
  416. } else {
  417. rval = -EINVAL;
  418. }
  419. return rval;
  420. }
  421. static u8 ixgbe_dcbnl_setnumtcs(struct net_device *netdev, int tcid, u8 num)
  422. {
  423. return -EINVAL;
  424. }
  425. static u8 ixgbe_dcbnl_getpfcstate(struct net_device *netdev)
  426. {
  427. struct ixgbe_adapter *adapter = netdev_priv(netdev);
  428. return adapter->dcb_cfg.pfc_mode_enable;
  429. }
  430. static void ixgbe_dcbnl_setpfcstate(struct net_device *netdev, u8 state)
  431. {
  432. struct ixgbe_adapter *adapter = netdev_priv(netdev);
  433. adapter->temp_dcb_cfg.pfc_mode_enable = state;
  434. if (adapter->temp_dcb_cfg.pfc_mode_enable !=
  435. adapter->dcb_cfg.pfc_mode_enable)
  436. adapter->dcb_set_bitmap |= BIT_PFC;
  437. }
  438. /**
  439. * ixgbe_dcbnl_getapp - retrieve the DCBX application user priority
  440. * @netdev : the corresponding netdev
  441. * @idtype : identifies the id as ether type or TCP/UDP port number
  442. * @id: id is either ether type or TCP/UDP port number
  443. *
  444. * Returns : on success, returns a non-zero 802.1p user priority bitmap
  445. * otherwise returns 0 as the invalid user priority bitmap to indicate an
  446. * error.
  447. */
  448. static u8 ixgbe_dcbnl_getapp(struct net_device *netdev, u8 idtype, u16 id)
  449. {
  450. struct ixgbe_adapter *adapter = netdev_priv(netdev);
  451. struct dcb_app app = {
  452. .selector = idtype,
  453. .protocol = id,
  454. };
  455. if (!(adapter->dcbx_cap & DCB_CAP_DCBX_VER_CEE))
  456. return 0;
  457. return dcb_getapp(netdev, &app);
  458. }
  459. static int ixgbe_dcbnl_ieee_getets(struct net_device *dev,
  460. struct ieee_ets *ets)
  461. {
  462. struct ixgbe_adapter *adapter = netdev_priv(dev);
  463. struct ieee_ets *my_ets = adapter->ixgbe_ieee_ets;
  464. ets->ets_cap = adapter->dcb_cfg.num_tcs.pg_tcs;
  465. /* No IEEE PFC settings available */
  466. if (!my_ets)
  467. return 0;
  468. ets->cbs = my_ets->cbs;
  469. memcpy(ets->tc_tx_bw, my_ets->tc_tx_bw, sizeof(ets->tc_tx_bw));
  470. memcpy(ets->tc_rx_bw, my_ets->tc_rx_bw, sizeof(ets->tc_rx_bw));
  471. memcpy(ets->tc_tsa, my_ets->tc_tsa, sizeof(ets->tc_tsa));
  472. memcpy(ets->prio_tc, my_ets->prio_tc, sizeof(ets->prio_tc));
  473. return 0;
  474. }
  475. static int ixgbe_dcbnl_ieee_setets(struct net_device *dev,
  476. struct ieee_ets *ets)
  477. {
  478. struct ixgbe_adapter *adapter = netdev_priv(dev);
  479. int max_frame = dev->mtu + ETH_HLEN + ETH_FCS_LEN;
  480. int i;
  481. __u8 max_tc = 0;
  482. if (!(adapter->dcbx_cap & DCB_CAP_DCBX_VER_IEEE))
  483. return -EINVAL;
  484. if (!adapter->ixgbe_ieee_ets) {
  485. adapter->ixgbe_ieee_ets = kmalloc(sizeof(struct ieee_ets),
  486. GFP_KERNEL);
  487. if (!adapter->ixgbe_ieee_ets)
  488. return -ENOMEM;
  489. }
  490. memcpy(adapter->ixgbe_ieee_ets, ets, sizeof(*adapter->ixgbe_ieee_ets));
  491. for (i = 0; i < IEEE_8021QAZ_MAX_TCS; i++) {
  492. if (ets->prio_tc[i] > max_tc)
  493. max_tc = ets->prio_tc[i];
  494. }
  495. if (max_tc)
  496. max_tc++;
  497. if (max_tc > adapter->dcb_cfg.num_tcs.pg_tcs)
  498. return -EINVAL;
  499. if (max_tc != netdev_get_num_tc(dev))
  500. ixgbe_setup_tc(dev, max_tc);
  501. for (i = 0; i < IEEE_8021QAZ_MAX_TCS; i++)
  502. netdev_set_prio_tc_map(dev, i, ets->prio_tc[i]);
  503. return ixgbe_dcb_hw_ets(&adapter->hw, ets, max_frame);
  504. }
  505. static int ixgbe_dcbnl_ieee_getpfc(struct net_device *dev,
  506. struct ieee_pfc *pfc)
  507. {
  508. struct ixgbe_adapter *adapter = netdev_priv(dev);
  509. struct ieee_pfc *my_pfc = adapter->ixgbe_ieee_pfc;
  510. int i;
  511. pfc->pfc_cap = adapter->dcb_cfg.num_tcs.pfc_tcs;
  512. /* No IEEE PFC settings available */
  513. if (!my_pfc)
  514. return 0;
  515. pfc->pfc_en = my_pfc->pfc_en;
  516. pfc->mbc = my_pfc->mbc;
  517. pfc->delay = my_pfc->delay;
  518. for (i = 0; i < MAX_TRAFFIC_CLASS; i++) {
  519. pfc->requests[i] = adapter->stats.pxoffrxc[i];
  520. pfc->indications[i] = adapter->stats.pxofftxc[i];
  521. }
  522. return 0;
  523. }
  524. static int ixgbe_dcbnl_ieee_setpfc(struct net_device *dev,
  525. struct ieee_pfc *pfc)
  526. {
  527. struct ixgbe_adapter *adapter = netdev_priv(dev);
  528. u8 *prio_tc;
  529. if (!(adapter->dcbx_cap & DCB_CAP_DCBX_VER_IEEE))
  530. return -EINVAL;
  531. if (!adapter->ixgbe_ieee_pfc) {
  532. adapter->ixgbe_ieee_pfc = kmalloc(sizeof(struct ieee_pfc),
  533. GFP_KERNEL);
  534. if (!adapter->ixgbe_ieee_pfc)
  535. return -ENOMEM;
  536. }
  537. prio_tc = adapter->ixgbe_ieee_ets->prio_tc;
  538. memcpy(adapter->ixgbe_ieee_pfc, pfc, sizeof(*adapter->ixgbe_ieee_pfc));
  539. return ixgbe_dcb_hw_pfc_config(&adapter->hw, pfc->pfc_en, prio_tc);
  540. }
  541. static int ixgbe_dcbnl_ieee_setapp(struct net_device *dev,
  542. struct dcb_app *app)
  543. {
  544. struct ixgbe_adapter *adapter = netdev_priv(dev);
  545. int err = -EINVAL;
  546. if (!(adapter->dcbx_cap & DCB_CAP_DCBX_VER_IEEE))
  547. return err;
  548. err = dcb_ieee_setapp(dev, app);
  549. #ifdef IXGBE_FCOE
  550. if (!err && app->selector == IEEE_8021QAZ_APP_SEL_ETHERTYPE &&
  551. app->protocol == ETH_P_FCOE) {
  552. u8 app_mask = dcb_ieee_getapp_mask(dev, app);
  553. if (app_mask & (1 << adapter->fcoe.up))
  554. return err;
  555. adapter->fcoe.up = app->priority;
  556. ixgbe_dcbnl_devreset(dev);
  557. }
  558. #endif
  559. return 0;
  560. }
  561. static int ixgbe_dcbnl_ieee_delapp(struct net_device *dev,
  562. struct dcb_app *app)
  563. {
  564. struct ixgbe_adapter *adapter = netdev_priv(dev);
  565. int err;
  566. if (!(adapter->dcbx_cap & DCB_CAP_DCBX_VER_IEEE))
  567. return -EINVAL;
  568. err = dcb_ieee_delapp(dev, app);
  569. #ifdef IXGBE_FCOE
  570. if (!err && app->selector == IEEE_8021QAZ_APP_SEL_ETHERTYPE &&
  571. app->protocol == ETH_P_FCOE) {
  572. u8 app_mask = dcb_ieee_getapp_mask(dev, app);
  573. if (app_mask & (1 << adapter->fcoe.up))
  574. return err;
  575. adapter->fcoe.up = app_mask ?
  576. ffs(app_mask) - 1 : IXGBE_FCOE_DEFTC;
  577. ixgbe_dcbnl_devreset(dev);
  578. }
  579. #endif
  580. return err;
  581. }
  582. static u8 ixgbe_dcbnl_getdcbx(struct net_device *dev)
  583. {
  584. struct ixgbe_adapter *adapter = netdev_priv(dev);
  585. return adapter->dcbx_cap;
  586. }
  587. static u8 ixgbe_dcbnl_setdcbx(struct net_device *dev, u8 mode)
  588. {
  589. struct ixgbe_adapter *adapter = netdev_priv(dev);
  590. struct ieee_ets ets = {0};
  591. struct ieee_pfc pfc = {0};
  592. /* no support for LLD_MANAGED modes or CEE+IEEE */
  593. if ((mode & DCB_CAP_DCBX_LLD_MANAGED) ||
  594. ((mode & DCB_CAP_DCBX_VER_IEEE) && (mode & DCB_CAP_DCBX_VER_CEE)) ||
  595. !(mode & DCB_CAP_DCBX_HOST))
  596. return 1;
  597. if (mode == adapter->dcbx_cap)
  598. return 0;
  599. adapter->dcbx_cap = mode;
  600. /* ETS and PFC defaults */
  601. ets.ets_cap = 8;
  602. pfc.pfc_cap = 8;
  603. if (mode & DCB_CAP_DCBX_VER_IEEE) {
  604. ixgbe_dcbnl_ieee_setets(dev, &ets);
  605. ixgbe_dcbnl_ieee_setpfc(dev, &pfc);
  606. } else if (mode & DCB_CAP_DCBX_VER_CEE) {
  607. u8 mask = BIT_PFC | BIT_PG_TX | BIT_PG_RX | BIT_APP_UPCHG;
  608. adapter->dcb_set_bitmap |= mask;
  609. ixgbe_dcbnl_set_all(dev);
  610. } else {
  611. /* Drop into single TC mode strict priority as this
  612. * indicates CEE and IEEE versions are disabled
  613. */
  614. ixgbe_dcbnl_ieee_setets(dev, &ets);
  615. ixgbe_dcbnl_ieee_setpfc(dev, &pfc);
  616. ixgbe_setup_tc(dev, 0);
  617. }
  618. return 0;
  619. }
  620. const struct dcbnl_rtnl_ops dcbnl_ops = {
  621. .ieee_getets = ixgbe_dcbnl_ieee_getets,
  622. .ieee_setets = ixgbe_dcbnl_ieee_setets,
  623. .ieee_getpfc = ixgbe_dcbnl_ieee_getpfc,
  624. .ieee_setpfc = ixgbe_dcbnl_ieee_setpfc,
  625. .ieee_setapp = ixgbe_dcbnl_ieee_setapp,
  626. .ieee_delapp = ixgbe_dcbnl_ieee_delapp,
  627. .getstate = ixgbe_dcbnl_get_state,
  628. .setstate = ixgbe_dcbnl_set_state,
  629. .getpermhwaddr = ixgbe_dcbnl_get_perm_hw_addr,
  630. .setpgtccfgtx = ixgbe_dcbnl_set_pg_tc_cfg_tx,
  631. .setpgbwgcfgtx = ixgbe_dcbnl_set_pg_bwg_cfg_tx,
  632. .setpgtccfgrx = ixgbe_dcbnl_set_pg_tc_cfg_rx,
  633. .setpgbwgcfgrx = ixgbe_dcbnl_set_pg_bwg_cfg_rx,
  634. .getpgtccfgtx = ixgbe_dcbnl_get_pg_tc_cfg_tx,
  635. .getpgbwgcfgtx = ixgbe_dcbnl_get_pg_bwg_cfg_tx,
  636. .getpgtccfgrx = ixgbe_dcbnl_get_pg_tc_cfg_rx,
  637. .getpgbwgcfgrx = ixgbe_dcbnl_get_pg_bwg_cfg_rx,
  638. .setpfccfg = ixgbe_dcbnl_set_pfc_cfg,
  639. .getpfccfg = ixgbe_dcbnl_get_pfc_cfg,
  640. .setall = ixgbe_dcbnl_set_all,
  641. .getcap = ixgbe_dcbnl_getcap,
  642. .getnumtcs = ixgbe_dcbnl_getnumtcs,
  643. .setnumtcs = ixgbe_dcbnl_setnumtcs,
  644. .getpfcstate = ixgbe_dcbnl_getpfcstate,
  645. .setpfcstate = ixgbe_dcbnl_setpfcstate,
  646. .getapp = ixgbe_dcbnl_getapp,
  647. .getdcbx = ixgbe_dcbnl_getdcbx,
  648. .setdcbx = ixgbe_dcbnl_setdcbx,
  649. };