s3c2412-i2s.c 5.6 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226
  1. /* sound/soc/s3c24xx/s3c2412-i2s.c
  2. *
  3. * ALSA Soc Audio Layer - S3C2412 I2S driver
  4. *
  5. * Copyright (c) 2006 Wolfson Microelectronics PLC.
  6. * Graeme Gregory graeme.gregory@wolfsonmicro.com
  7. * linux@wolfsonmicro.com
  8. *
  9. * Copyright (c) 2007, 2004-2005 Simtec Electronics
  10. * http://armlinux.simtec.co.uk/
  11. * Ben Dooks <ben@simtec.co.uk>
  12. *
  13. * This program is free software; you can redistribute it and/or modify it
  14. * under the terms of the GNU General Public License as published by the
  15. * Free Software Foundation; either version 2 of the License, or (at your
  16. * option) any later version.
  17. */
  18. #include <linux/init.h>
  19. #include <linux/module.h>
  20. #include <linux/device.h>
  21. #include <linux/delay.h>
  22. #include <linux/gpio.h>
  23. #include <linux/clk.h>
  24. #include <linux/kernel.h>
  25. #include <linux/io.h>
  26. #include <sound/core.h>
  27. #include <sound/pcm.h>
  28. #include <sound/pcm_params.h>
  29. #include <sound/initval.h>
  30. #include <sound/soc.h>
  31. #include <mach/hardware.h>
  32. #include <plat/regs-s3c2412-iis.h>
  33. #include <mach/regs-gpio.h>
  34. #include <mach/dma.h>
  35. #include "s3c-dma.h"
  36. #include "s3c2412-i2s.h"
  37. #define S3C2412_I2S_DEBUG 0
  38. static struct s3c2410_dma_client s3c2412_dma_client_out = {
  39. .name = "I2S PCM Stereo out"
  40. };
  41. static struct s3c2410_dma_client s3c2412_dma_client_in = {
  42. .name = "I2S PCM Stereo in"
  43. };
  44. static struct s3c_dma_params s3c2412_i2s_pcm_stereo_out = {
  45. .client = &s3c2412_dma_client_out,
  46. .channel = DMACH_I2S_OUT,
  47. .dma_addr = S3C2410_PA_IIS + S3C2412_IISTXD,
  48. .dma_size = 4,
  49. };
  50. static struct s3c_dma_params s3c2412_i2s_pcm_stereo_in = {
  51. .client = &s3c2412_dma_client_in,
  52. .channel = DMACH_I2S_IN,
  53. .dma_addr = S3C2410_PA_IIS + S3C2412_IISRXD,
  54. .dma_size = 4,
  55. };
  56. static struct s3c_i2sv2_info s3c2412_i2s;
  57. /*
  58. * Set S3C2412 Clock source
  59. */
  60. static int s3c2412_i2s_set_sysclk(struct snd_soc_dai *cpu_dai,
  61. int clk_id, unsigned int freq, int dir)
  62. {
  63. u32 iismod = readl(s3c2412_i2s.regs + S3C2412_IISMOD);
  64. pr_debug("%s(%p, %d, %u, %d)\n", __func__, cpu_dai, clk_id,
  65. freq, dir);
  66. switch (clk_id) {
  67. case S3C2412_CLKSRC_PCLK:
  68. s3c2412_i2s.master = 1;
  69. iismod &= ~S3C2412_IISMOD_MASTER_MASK;
  70. iismod |= S3C2412_IISMOD_MASTER_INTERNAL;
  71. break;
  72. case S3C2412_CLKSRC_I2SCLK:
  73. s3c2412_i2s.master = 0;
  74. iismod &= ~S3C2412_IISMOD_MASTER_MASK;
  75. iismod |= S3C2412_IISMOD_MASTER_EXTERNAL;
  76. break;
  77. default:
  78. return -EINVAL;
  79. }
  80. writel(iismod, s3c2412_i2s.regs + S3C2412_IISMOD);
  81. return 0;
  82. }
  83. struct clk *s3c2412_get_iisclk(void)
  84. {
  85. return s3c2412_i2s.iis_clk;
  86. }
  87. EXPORT_SYMBOL_GPL(s3c2412_get_iisclk);
  88. static inline struct s3c_i2sv2_info *to_info(struct snd_soc_dai *cpu_dai)
  89. {
  90. return cpu_dai->private_data;
  91. }
  92. static int s3c2412_i2s_probe(struct platform_device *pdev,
  93. struct snd_soc_dai *dai)
  94. {
  95. int ret;
  96. pr_debug("Entered %s\n", __func__);
  97. ret = s3c_i2sv2_probe(pdev, dai, &s3c2412_i2s, S3C2410_PA_IIS);
  98. if (ret)
  99. return ret;
  100. s3c2412_i2s.dma_capture = &s3c2412_i2s_pcm_stereo_in;
  101. s3c2412_i2s.dma_playback = &s3c2412_i2s_pcm_stereo_out;
  102. s3c2412_i2s.iis_cclk = clk_get(&pdev->dev, "i2sclk");
  103. if (s3c2412_i2s.iis_cclk == NULL) {
  104. pr_err("failed to get i2sclk clock\n");
  105. iounmap(s3c2412_i2s.regs);
  106. return -ENODEV;
  107. }
  108. /* Set MPLL as the source for IIS CLK */
  109. clk_set_parent(s3c2412_i2s.iis_cclk, clk_get(NULL, "mpll"));
  110. clk_enable(s3c2412_i2s.iis_cclk);
  111. s3c2412_i2s.iis_cclk = s3c2412_i2s.iis_pclk;
  112. /* Configure the I2S pins in correct mode */
  113. s3c2410_gpio_cfgpin(S3C2410_GPE0, S3C2410_GPE0_I2SLRCK);
  114. s3c2410_gpio_cfgpin(S3C2410_GPE1, S3C2410_GPE1_I2SSCLK);
  115. s3c2410_gpio_cfgpin(S3C2410_GPE2, S3C2410_GPE2_CDCLK);
  116. s3c2410_gpio_cfgpin(S3C2410_GPE3, S3C2410_GPE3_I2SSDI);
  117. s3c2410_gpio_cfgpin(S3C2410_GPE4, S3C2410_GPE4_I2SSDO);
  118. return 0;
  119. }
  120. static int s3c2412_i2s_hw_params(struct snd_pcm_substream *substream,
  121. struct snd_pcm_hw_params *params,
  122. struct snd_soc_dai *cpu_dai)
  123. {
  124. struct s3c_i2sv2_info *i2s = to_info(cpu_dai);
  125. u32 iismod;
  126. pr_debug("Entered %s\n", __func__);
  127. if (substream->stream == SNDRV_PCM_STREAM_PLAYBACK)
  128. cpu_dai->dma_data = i2s->dma_playback;
  129. else
  130. cpu_dai->dma_data = i2s->dma_capture;
  131. iismod = readl(i2s->regs + S3C2412_IISMOD);
  132. pr_debug("%s: r: IISMOD: %x\n", __func__, iismod);
  133. switch (params_format(params)) {
  134. case SNDRV_PCM_FORMAT_S8:
  135. iismod |= S3C2412_IISMOD_8BIT;
  136. break;
  137. case SNDRV_PCM_FORMAT_S16_LE:
  138. iismod &= ~S3C2412_IISMOD_8BIT;
  139. break;
  140. }
  141. writel(iismod, i2s->regs + S3C2412_IISMOD);
  142. pr_debug("%s: w: IISMOD: %x\n", __func__, iismod);
  143. return 0;
  144. }
  145. #define S3C2412_I2S_RATES \
  146. (SNDRV_PCM_RATE_8000 | SNDRV_PCM_RATE_11025 | SNDRV_PCM_RATE_16000 | \
  147. SNDRV_PCM_RATE_22050 | SNDRV_PCM_RATE_32000 | SNDRV_PCM_RATE_44100 | \
  148. SNDRV_PCM_RATE_48000 | SNDRV_PCM_RATE_88200 | SNDRV_PCM_RATE_96000)
  149. static struct snd_soc_dai_ops s3c2412_i2s_dai_ops = {
  150. .set_sysclk = s3c2412_i2s_set_sysclk,
  151. .hw_params = s3c2412_i2s_hw_params,
  152. };
  153. struct snd_soc_dai s3c2412_i2s_dai = {
  154. .name = "s3c2412-i2s",
  155. .id = 0,
  156. .probe = s3c2412_i2s_probe,
  157. .playback = {
  158. .channels_min = 2,
  159. .channels_max = 2,
  160. .rates = S3C2412_I2S_RATES,
  161. .formats = SNDRV_PCM_FMTBIT_S8 | SNDRV_PCM_FMTBIT_S16_LE,
  162. },
  163. .capture = {
  164. .channels_min = 2,
  165. .channels_max = 2,
  166. .rates = S3C2412_I2S_RATES,
  167. .formats = SNDRV_PCM_FMTBIT_S8 | SNDRV_PCM_FMTBIT_S16_LE,
  168. },
  169. .ops = &s3c2412_i2s_dai_ops,
  170. };
  171. EXPORT_SYMBOL_GPL(s3c2412_i2s_dai);
  172. static int __init s3c2412_i2s_init(void)
  173. {
  174. return s3c_i2sv2_register_dai(&s3c2412_i2s_dai);
  175. }
  176. module_init(s3c2412_i2s_init);
  177. static void __exit s3c2412_i2s_exit(void)
  178. {
  179. snd_soc_unregister_dai(&s3c2412_i2s_dai);
  180. }
  181. module_exit(s3c2412_i2s_exit);
  182. /* Module information */
  183. MODULE_AUTHOR("Ben Dooks, <ben@simtec.co.uk>");
  184. MODULE_DESCRIPTION("S3C2412 I2S SoC Interface");
  185. MODULE_LICENSE("GPL");