nmi.c 13 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572
  1. /*
  2. * NMI watchdog support on APIC systems
  3. *
  4. * Started by Ingo Molnar <mingo@redhat.com>
  5. *
  6. * Fixes:
  7. * Mikael Pettersson : AMD K7 support for local APIC NMI watchdog.
  8. * Mikael Pettersson : Power Management for local APIC NMI watchdog.
  9. * Mikael Pettersson : Pentium 4 support for local APIC NMI watchdog.
  10. * Pavel Machek and
  11. * Mikael Pettersson : PM converted to driver model. Disable/enable API.
  12. */
  13. #include <asm/apic.h>
  14. #include <linux/nmi.h>
  15. #include <linux/mm.h>
  16. #include <linux/delay.h>
  17. #include <linux/interrupt.h>
  18. #include <linux/module.h>
  19. #include <linux/sysdev.h>
  20. #include <linux/sysctl.h>
  21. #include <linux/percpu.h>
  22. #include <linux/kprobes.h>
  23. #include <linux/cpumask.h>
  24. #include <linux/kernel_stat.h>
  25. #include <linux/kdebug.h>
  26. #include <linux/smp.h>
  27. #include <asm/i8259.h>
  28. #include <asm/io_apic.h>
  29. #include <asm/proto.h>
  30. #include <asm/timer.h>
  31. #include <asm/mce.h>
  32. #include <mach_traps.h>
  33. int unknown_nmi_panic;
  34. int nmi_watchdog_enabled;
  35. static cpumask_t backtrace_mask = CPU_MASK_NONE;
  36. /* nmi_active:
  37. * >0: the lapic NMI watchdog is active, but can be disabled
  38. * <0: the lapic NMI watchdog has not been set up, and cannot
  39. * be enabled
  40. * 0: the lapic NMI watchdog is disabled, but can be enabled
  41. */
  42. atomic_t nmi_active = ATOMIC_INIT(0); /* oprofile uses this */
  43. EXPORT_SYMBOL(nmi_active);
  44. unsigned int nmi_watchdog = NMI_NONE;
  45. EXPORT_SYMBOL(nmi_watchdog);
  46. static int panic_on_timeout;
  47. static unsigned int nmi_hz = HZ;
  48. static DEFINE_PER_CPU(short, wd_enabled);
  49. static int endflag __initdata;
  50. static inline unsigned int get_nmi_count(int cpu)
  51. {
  52. #ifdef CONFIG_X86_64
  53. return cpu_pda(cpu)->__nmi_count;
  54. #else
  55. return nmi_count(cpu);
  56. #endif
  57. }
  58. static inline int mce_in_progress(void)
  59. {
  60. #if defined(CONFIG_X86_64) && defined(CONFIG_X86_MCE)
  61. return atomic_read(&mce_entry) > 0;
  62. #endif
  63. return 0;
  64. }
  65. /*
  66. * Take the local apic timer and PIT/HPET into account. We don't
  67. * know which one is active, when we have highres/dyntick on
  68. */
  69. static inline unsigned int get_timer_irqs(int cpu)
  70. {
  71. #ifdef CONFIG_X86_64
  72. return read_pda(apic_timer_irqs) + read_pda(irq0_irqs);
  73. #else
  74. return per_cpu(irq_stat, cpu).apic_timer_irqs +
  75. per_cpu(irq_stat, cpu).irq0_irqs;
  76. #endif
  77. }
  78. #ifdef CONFIG_SMP
  79. /*
  80. * The performance counters used by NMI_LOCAL_APIC don't trigger when
  81. * the CPU is idle. To make sure the NMI watchdog really ticks on all
  82. * CPUs during the test make them busy.
  83. */
  84. static __init void nmi_cpu_busy(void *data)
  85. {
  86. local_irq_enable_in_hardirq();
  87. /*
  88. * Intentionally don't use cpu_relax here. This is
  89. * to make sure that the performance counter really ticks,
  90. * even if there is a simulator or similar that catches the
  91. * pause instruction. On a real HT machine this is fine because
  92. * all other CPUs are busy with "useless" delay loops and don't
  93. * care if they get somewhat less cycles.
  94. */
  95. while (endflag == 0)
  96. mb();
  97. }
  98. #endif
  99. static void report_broken_nmi(int cpu, int *prev_nmi_count)
  100. {
  101. printk(KERN_CONT "\n");
  102. printk(KERN_WARNING
  103. "WARNING: CPU#%d: NMI appears to be stuck (%d->%d)!\n",
  104. cpu, prev_nmi_count[cpu], get_nmi_count(cpu));
  105. printk(KERN_WARNING
  106. "Please report this to bugzilla.kernel.org,\n");
  107. printk(KERN_WARNING
  108. "and attach the output of the 'dmesg' command.\n");
  109. per_cpu(wd_enabled, cpu) = 0;
  110. atomic_dec(&nmi_active);
  111. }
  112. static void __acpi_nmi_disable(void *__unused)
  113. {
  114. apic_write(APIC_LVT0, APIC_DM_NMI | APIC_LVT_MASKED);
  115. }
  116. int __init check_nmi_watchdog(void)
  117. {
  118. unsigned int *prev_nmi_count;
  119. int cpu;
  120. if (!nmi_watchdog_active() || !atomic_read(&nmi_active))
  121. return 0;
  122. prev_nmi_count = kmalloc(nr_cpu_ids * sizeof(int), GFP_KERNEL);
  123. if (!prev_nmi_count)
  124. goto error;
  125. printk(KERN_INFO "Testing NMI watchdog ... ");
  126. #ifdef CONFIG_SMP
  127. if (nmi_watchdog == NMI_LOCAL_APIC)
  128. smp_call_function(nmi_cpu_busy, (void *)&endflag, 0);
  129. #endif
  130. for_each_possible_cpu(cpu)
  131. prev_nmi_count[cpu] = get_nmi_count(cpu);
  132. local_irq_enable();
  133. mdelay((20 * 1000) / nmi_hz); /* wait 20 ticks */
  134. for_each_online_cpu(cpu) {
  135. if (!per_cpu(wd_enabled, cpu))
  136. continue;
  137. if (get_nmi_count(cpu) - prev_nmi_count[cpu] <= 5)
  138. report_broken_nmi(cpu, prev_nmi_count);
  139. }
  140. endflag = 1;
  141. if (!atomic_read(&nmi_active)) {
  142. kfree(prev_nmi_count);
  143. atomic_set(&nmi_active, -1);
  144. goto error;
  145. }
  146. printk("OK.\n");
  147. /*
  148. * now that we know it works we can reduce NMI frequency to
  149. * something more reasonable; makes a difference in some configs
  150. */
  151. if (nmi_watchdog == NMI_LOCAL_APIC)
  152. nmi_hz = lapic_adjust_nmi_hz(1);
  153. kfree(prev_nmi_count);
  154. return 0;
  155. error:
  156. if (nmi_watchdog == NMI_IO_APIC) {
  157. if (!timer_through_8259)
  158. disable_8259A_irq(0);
  159. on_each_cpu(__acpi_nmi_disable, NULL, 1);
  160. }
  161. #ifdef CONFIG_X86_32
  162. timer_ack = 0;
  163. #endif
  164. return -1;
  165. }
  166. static int __init setup_nmi_watchdog(char *str)
  167. {
  168. unsigned int nmi;
  169. if (!strncmp(str, "panic", 5)) {
  170. panic_on_timeout = 1;
  171. str = strchr(str, ',');
  172. if (!str)
  173. return 1;
  174. ++str;
  175. }
  176. if (!strncmp(str, "lapic", 5))
  177. nmi_watchdog = NMI_LOCAL_APIC;
  178. else if (!strncmp(str, "ioapic", 6))
  179. nmi_watchdog = NMI_IO_APIC;
  180. else {
  181. get_option(&str, &nmi);
  182. if (nmi >= NMI_INVALID)
  183. return 0;
  184. nmi_watchdog = nmi;
  185. }
  186. return 1;
  187. }
  188. __setup("nmi_watchdog=", setup_nmi_watchdog);
  189. /*
  190. * Suspend/resume support
  191. */
  192. #ifdef CONFIG_PM
  193. static int nmi_pm_active; /* nmi_active before suspend */
  194. static int lapic_nmi_suspend(struct sys_device *dev, pm_message_t state)
  195. {
  196. /* only CPU0 goes here, other CPUs should be offline */
  197. nmi_pm_active = atomic_read(&nmi_active);
  198. stop_apic_nmi_watchdog(NULL);
  199. BUG_ON(atomic_read(&nmi_active) != 0);
  200. return 0;
  201. }
  202. static int lapic_nmi_resume(struct sys_device *dev)
  203. {
  204. /* only CPU0 goes here, other CPUs should be offline */
  205. if (nmi_pm_active > 0) {
  206. setup_apic_nmi_watchdog(NULL);
  207. touch_nmi_watchdog();
  208. }
  209. return 0;
  210. }
  211. static struct sysdev_class nmi_sysclass = {
  212. .name = "lapic_nmi",
  213. .resume = lapic_nmi_resume,
  214. .suspend = lapic_nmi_suspend,
  215. };
  216. static struct sys_device device_lapic_nmi = {
  217. .id = 0,
  218. .cls = &nmi_sysclass,
  219. };
  220. static int __init init_lapic_nmi_sysfs(void)
  221. {
  222. int error;
  223. /*
  224. * should really be a BUG_ON but b/c this is an
  225. * init call, it just doesn't work. -dcz
  226. */
  227. if (nmi_watchdog != NMI_LOCAL_APIC)
  228. return 0;
  229. if (atomic_read(&nmi_active) < 0)
  230. return 0;
  231. error = sysdev_class_register(&nmi_sysclass);
  232. if (!error)
  233. error = sysdev_register(&device_lapic_nmi);
  234. return error;
  235. }
  236. /* must come after the local APIC's device_initcall() */
  237. late_initcall(init_lapic_nmi_sysfs);
  238. #endif /* CONFIG_PM */
  239. static void __acpi_nmi_enable(void *__unused)
  240. {
  241. apic_write(APIC_LVT0, APIC_DM_NMI);
  242. }
  243. /*
  244. * Enable timer based NMIs on all CPUs:
  245. */
  246. void acpi_nmi_enable(void)
  247. {
  248. if (atomic_read(&nmi_active) && nmi_watchdog == NMI_IO_APIC)
  249. on_each_cpu(__acpi_nmi_enable, NULL, 1);
  250. }
  251. /*
  252. * Disable timer based NMIs on all CPUs:
  253. */
  254. void acpi_nmi_disable(void)
  255. {
  256. if (atomic_read(&nmi_active) && nmi_watchdog == NMI_IO_APIC)
  257. on_each_cpu(__acpi_nmi_disable, NULL, 1);
  258. }
  259. /*
  260. * This function is called as soon the LAPIC NMI watchdog driver has everything
  261. * in place and it's ready to check if the NMIs belong to the NMI watchdog
  262. */
  263. void cpu_nmi_set_wd_enabled(void)
  264. {
  265. __get_cpu_var(wd_enabled) = 1;
  266. }
  267. void setup_apic_nmi_watchdog(void *unused)
  268. {
  269. if (__get_cpu_var(wd_enabled))
  270. return;
  271. /* cheap hack to support suspend/resume */
  272. /* if cpu0 is not active neither should the other cpus */
  273. if (smp_processor_id() != 0 && atomic_read(&nmi_active) <= 0)
  274. return;
  275. switch (nmi_watchdog) {
  276. case NMI_LOCAL_APIC:
  277. if (lapic_watchdog_init(nmi_hz) < 0) {
  278. __get_cpu_var(wd_enabled) = 0;
  279. return;
  280. }
  281. /* FALL THROUGH */
  282. case NMI_IO_APIC:
  283. __get_cpu_var(wd_enabled) = 1;
  284. atomic_inc(&nmi_active);
  285. }
  286. }
  287. void stop_apic_nmi_watchdog(void *unused)
  288. {
  289. /* only support LOCAL and IO APICs for now */
  290. if (!nmi_watchdog_active())
  291. return;
  292. if (__get_cpu_var(wd_enabled) == 0)
  293. return;
  294. if (nmi_watchdog == NMI_LOCAL_APIC)
  295. lapic_watchdog_stop();
  296. else
  297. __acpi_nmi_disable(NULL);
  298. __get_cpu_var(wd_enabled) = 0;
  299. atomic_dec(&nmi_active);
  300. }
  301. /*
  302. * the best way to detect whether a CPU has a 'hard lockup' problem
  303. * is to check it's local APIC timer IRQ counts. If they are not
  304. * changing then that CPU has some problem.
  305. *
  306. * as these watchdog NMI IRQs are generated on every CPU, we only
  307. * have to check the current processor.
  308. *
  309. * since NMIs don't listen to _any_ locks, we have to be extremely
  310. * careful not to rely on unsafe variables. The printk might lock
  311. * up though, so we have to break up any console locks first ...
  312. * [when there will be more tty-related locks, break them up here too!]
  313. */
  314. static DEFINE_PER_CPU(unsigned, last_irq_sum);
  315. static DEFINE_PER_CPU(local_t, alert_counter);
  316. static DEFINE_PER_CPU(int, nmi_touch);
  317. void touch_nmi_watchdog(void)
  318. {
  319. if (nmi_watchdog_active()) {
  320. unsigned cpu;
  321. /*
  322. * Tell other CPUs to reset their alert counters. We cannot
  323. * do it ourselves because the alert count increase is not
  324. * atomic.
  325. */
  326. for_each_present_cpu(cpu) {
  327. if (per_cpu(nmi_touch, cpu) != 1)
  328. per_cpu(nmi_touch, cpu) = 1;
  329. }
  330. }
  331. /*
  332. * Tickle the softlockup detector too:
  333. */
  334. touch_softlockup_watchdog();
  335. }
  336. EXPORT_SYMBOL(touch_nmi_watchdog);
  337. notrace __kprobes int
  338. nmi_watchdog_tick(struct pt_regs *regs, unsigned reason)
  339. {
  340. /*
  341. * Since current_thread_info()-> is always on the stack, and we
  342. * always switch the stack NMI-atomically, it's safe to use
  343. * smp_processor_id().
  344. */
  345. unsigned int sum;
  346. int touched = 0;
  347. int cpu = smp_processor_id();
  348. int rc = 0;
  349. /* check for other users first */
  350. if (notify_die(DIE_NMI, "nmi", regs, reason, 2, SIGINT)
  351. == NOTIFY_STOP) {
  352. rc = 1;
  353. touched = 1;
  354. }
  355. sum = get_timer_irqs(cpu);
  356. if (__get_cpu_var(nmi_touch)) {
  357. __get_cpu_var(nmi_touch) = 0;
  358. touched = 1;
  359. }
  360. if (cpu_isset(cpu, backtrace_mask)) {
  361. static DEFINE_SPINLOCK(lock); /* Serialise the printks */
  362. spin_lock(&lock);
  363. printk(KERN_WARNING "NMI backtrace for cpu %d\n", cpu);
  364. dump_stack();
  365. spin_unlock(&lock);
  366. cpu_clear(cpu, backtrace_mask);
  367. }
  368. /* Could check oops_in_progress here too, but it's safer not to */
  369. if (mce_in_progress())
  370. touched = 1;
  371. /* if the none of the timers isn't firing, this cpu isn't doing much */
  372. if (!touched && __get_cpu_var(last_irq_sum) == sum) {
  373. /*
  374. * Ayiee, looks like this CPU is stuck ...
  375. * wait a few IRQs (5 seconds) before doing the oops ...
  376. */
  377. local_inc(&__get_cpu_var(alert_counter));
  378. if (local_read(&__get_cpu_var(alert_counter)) == 5 * nmi_hz)
  379. /*
  380. * die_nmi will return ONLY if NOTIFY_STOP happens..
  381. */
  382. die_nmi("BUG: NMI Watchdog detected LOCKUP",
  383. regs, panic_on_timeout);
  384. } else {
  385. __get_cpu_var(last_irq_sum) = sum;
  386. local_set(&__get_cpu_var(alert_counter), 0);
  387. }
  388. /* see if the nmi watchdog went off */
  389. if (!__get_cpu_var(wd_enabled))
  390. return rc;
  391. switch (nmi_watchdog) {
  392. case NMI_LOCAL_APIC:
  393. rc |= lapic_wd_event(nmi_hz);
  394. break;
  395. case NMI_IO_APIC:
  396. /*
  397. * don't know how to accurately check for this.
  398. * just assume it was a watchdog timer interrupt
  399. * This matches the old behaviour.
  400. */
  401. rc = 1;
  402. break;
  403. }
  404. return rc;
  405. }
  406. #ifdef CONFIG_SYSCTL
  407. static void enable_ioapic_nmi_watchdog_single(void *unused)
  408. {
  409. __get_cpu_var(wd_enabled) = 1;
  410. atomic_inc(&nmi_active);
  411. __acpi_nmi_enable(NULL);
  412. }
  413. static void enable_ioapic_nmi_watchdog(void)
  414. {
  415. on_each_cpu(enable_ioapic_nmi_watchdog_single, NULL, 1);
  416. touch_nmi_watchdog();
  417. }
  418. static void disable_ioapic_nmi_watchdog(void)
  419. {
  420. on_each_cpu(stop_apic_nmi_watchdog, NULL, 1);
  421. }
  422. static int __init setup_unknown_nmi_panic(char *str)
  423. {
  424. unknown_nmi_panic = 1;
  425. return 1;
  426. }
  427. __setup("unknown_nmi_panic", setup_unknown_nmi_panic);
  428. static int unknown_nmi_panic_callback(struct pt_regs *regs, int cpu)
  429. {
  430. unsigned char reason = get_nmi_reason();
  431. char buf[64];
  432. sprintf(buf, "NMI received for unknown reason %02x\n", reason);
  433. die_nmi(buf, regs, 1); /* Always panic here */
  434. return 0;
  435. }
  436. /*
  437. * proc handler for /proc/sys/kernel/nmi
  438. */
  439. int proc_nmi_enabled(struct ctl_table *table, int write, struct file *file,
  440. void __user *buffer, size_t *length, loff_t *ppos)
  441. {
  442. int old_state;
  443. nmi_watchdog_enabled = (atomic_read(&nmi_active) > 0) ? 1 : 0;
  444. old_state = nmi_watchdog_enabled;
  445. proc_dointvec(table, write, file, buffer, length, ppos);
  446. if (!!old_state == !!nmi_watchdog_enabled)
  447. return 0;
  448. if (atomic_read(&nmi_active) < 0 || !nmi_watchdog_active()) {
  449. printk(KERN_WARNING
  450. "NMI watchdog is permanently disabled\n");
  451. return -EIO;
  452. }
  453. if (nmi_watchdog == NMI_LOCAL_APIC) {
  454. if (nmi_watchdog_enabled)
  455. enable_lapic_nmi_watchdog();
  456. else
  457. disable_lapic_nmi_watchdog();
  458. } else if (nmi_watchdog == NMI_IO_APIC) {
  459. if (nmi_watchdog_enabled)
  460. enable_ioapic_nmi_watchdog();
  461. else
  462. disable_ioapic_nmi_watchdog();
  463. } else {
  464. printk(KERN_WARNING
  465. "NMI watchdog doesn't know what hardware to touch\n");
  466. return -EIO;
  467. }
  468. return 0;
  469. }
  470. #endif /* CONFIG_SYSCTL */
  471. int do_nmi_callback(struct pt_regs *regs, int cpu)
  472. {
  473. #ifdef CONFIG_SYSCTL
  474. if (unknown_nmi_panic)
  475. return unknown_nmi_panic_callback(regs, cpu);
  476. #endif
  477. return 0;
  478. }
  479. void __trigger_all_cpu_backtrace(void)
  480. {
  481. int i;
  482. backtrace_mask = cpu_online_map;
  483. /* Wait for up to 10 seconds for all CPUs to do the backtrace */
  484. for (i = 0; i < 10 * 1000; i++) {
  485. if (cpus_empty(backtrace_mask))
  486. break;
  487. mdelay(1);
  488. }
  489. }