dbx500-cpufreq.c 3.1 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120
  1. /*
  2. * Copyright (C) STMicroelectronics 2009
  3. * Copyright (C) ST-Ericsson SA 2010-2012
  4. *
  5. * License Terms: GNU General Public License v2
  6. * Author: Sundar Iyer <sundar.iyer@stericsson.com>
  7. * Author: Martin Persson <martin.persson@stericsson.com>
  8. * Author: Jonas Aaberg <jonas.aberg@stericsson.com>
  9. */
  10. #include <linux/module.h>
  11. #include <linux/kernel.h>
  12. #include <linux/cpufreq.h>
  13. #include <linux/delay.h>
  14. #include <linux/slab.h>
  15. #include <linux/platform_device.h>
  16. #include <linux/clk.h>
  17. static struct cpufreq_frequency_table *freq_table;
  18. static struct clk *armss_clk;
  19. static int dbx500_cpufreq_target(struct cpufreq_policy *policy,
  20. unsigned int index)
  21. {
  22. struct cpufreq_freqs freqs;
  23. int ret;
  24. freqs.old = policy->cur;
  25. freqs.new = freq_table[index].frequency;
  26. /* pre-change notification */
  27. cpufreq_notify_transition(policy, &freqs, CPUFREQ_PRECHANGE);
  28. /* update armss clk frequency */
  29. ret = clk_set_rate(armss_clk, freqs.new * 1000);
  30. if (ret) {
  31. pr_err("dbx500-cpufreq: Failed to set armss_clk to %d Hz: error %d\n",
  32. freqs.new * 1000, ret);
  33. freqs.new = freqs.old;
  34. }
  35. /* post change notification */
  36. cpufreq_notify_transition(policy, &freqs, CPUFREQ_POSTCHANGE);
  37. return ret;
  38. }
  39. static unsigned int dbx500_cpufreq_getspeed(unsigned int cpu)
  40. {
  41. int i = 0;
  42. unsigned long freq = clk_get_rate(armss_clk) / 1000;
  43. /* The value is rounded to closest frequency in the defined table. */
  44. while (freq_table[i + 1].frequency != CPUFREQ_TABLE_END) {
  45. if (freq < freq_table[i].frequency +
  46. (freq_table[i + 1].frequency - freq_table[i].frequency) / 2)
  47. return freq_table[i].frequency;
  48. i++;
  49. }
  50. return freq_table[i].frequency;
  51. }
  52. static int dbx500_cpufreq_init(struct cpufreq_policy *policy)
  53. {
  54. return cpufreq_generic_init(policy, freq_table, 20 * 1000);
  55. }
  56. static struct cpufreq_driver dbx500_cpufreq_driver = {
  57. .flags = CPUFREQ_STICKY | CPUFREQ_CONST_LOOPS,
  58. .verify = cpufreq_generic_frequency_table_verify,
  59. .target_index = dbx500_cpufreq_target,
  60. .get = dbx500_cpufreq_getspeed,
  61. .init = dbx500_cpufreq_init,
  62. .name = "DBX500",
  63. .attr = cpufreq_generic_attr,
  64. };
  65. static int dbx500_cpufreq_probe(struct platform_device *pdev)
  66. {
  67. int i = 0;
  68. freq_table = dev_get_platdata(&pdev->dev);
  69. if (!freq_table) {
  70. pr_err("dbx500-cpufreq: Failed to fetch cpufreq table\n");
  71. return -ENODEV;
  72. }
  73. armss_clk = clk_get(&pdev->dev, "armss");
  74. if (IS_ERR(armss_clk)) {
  75. pr_err("dbx500-cpufreq: Failed to get armss clk\n");
  76. return PTR_ERR(armss_clk);
  77. }
  78. pr_info("dbx500-cpufreq: Available frequencies:\n");
  79. while (freq_table[i].frequency != CPUFREQ_TABLE_END) {
  80. pr_info(" %d Mhz\n", freq_table[i].frequency/1000);
  81. i++;
  82. }
  83. return cpufreq_register_driver(&dbx500_cpufreq_driver);
  84. }
  85. static struct platform_driver dbx500_cpufreq_plat_driver = {
  86. .driver = {
  87. .name = "cpufreq-ux500",
  88. .owner = THIS_MODULE,
  89. },
  90. .probe = dbx500_cpufreq_probe,
  91. };
  92. static int __init dbx500_cpufreq_register(void)
  93. {
  94. return platform_driver_register(&dbx500_cpufreq_plat_driver);
  95. }
  96. device_initcall(dbx500_cpufreq_register);
  97. MODULE_LICENSE("GPL v2");
  98. MODULE_DESCRIPTION("cpufreq driver for DBX500");