board-bockw.c 4.4 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161
  1. /*
  2. * Bock-W board support
  3. *
  4. * Copyright (C) 2013 Renesas Solutions Corp.
  5. * Copyright (C) 2013 Kuninori Morimoto <kuninori.morimoto.gx@renesas.com>
  6. *
  7. * This program is free software; you can redistribute it and/or modify
  8. * it under the terms of the GNU General Public License as published by
  9. * the Free Software Foundation; version 2 of the License.
  10. *
  11. * This program is distributed in the hope that it will be useful,
  12. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  13. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  14. * GNU General Public License for more details.
  15. *
  16. * You should have received a copy of the GNU General Public License
  17. * along with this program; if not, write to the Free Software
  18. * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
  19. */
  20. #include <linux/mfd/tmio.h>
  21. #include <linux/mmc/host.h>
  22. #include <linux/pinctrl/machine.h>
  23. #include <linux/platform_device.h>
  24. #include <linux/regulator/fixed.h>
  25. #include <linux/regulator/machine.h>
  26. #include <linux/smsc911x.h>
  27. #include <mach/common.h>
  28. #include <mach/irqs.h>
  29. #include <mach/r8a7778.h>
  30. #include <asm/mach/arch.h>
  31. /*
  32. * CN9(Upper side) SCIF/RCAN selection
  33. *
  34. * 1,4 3,6
  35. * SW40 SCIF RCAN
  36. * SW41 SCIF RCAN
  37. */
  38. /* Dummy supplies, where voltage doesn't matter */
  39. static struct regulator_consumer_supply dummy_supplies[] = {
  40. REGULATOR_SUPPLY("vddvario", "smsc911x"),
  41. REGULATOR_SUPPLY("vdd33a", "smsc911x"),
  42. };
  43. static struct smsc911x_platform_config smsc911x_data = {
  44. .irq_polarity = SMSC911X_IRQ_POLARITY_ACTIVE_LOW,
  45. .irq_type = SMSC911X_IRQ_TYPE_PUSH_PULL,
  46. .flags = SMSC911X_USE_32BIT,
  47. .phy_interface = PHY_INTERFACE_MODE_MII,
  48. };
  49. static struct resource smsc911x_resources[] = {
  50. DEFINE_RES_MEM(0x18300000, 0x1000),
  51. DEFINE_RES_IRQ(irq_pin(0)), /* IRQ 0 */
  52. };
  53. /* SDHI */
  54. static struct sh_mobile_sdhi_info sdhi0_info = {
  55. .tmio_caps = MMC_CAP_SD_HIGHSPEED,
  56. .tmio_ocr_mask = MMC_VDD_165_195 | MMC_VDD_32_33 | MMC_VDD_33_34,
  57. .tmio_flags = TMIO_MMC_HAS_IDLE_WAIT,
  58. };
  59. static struct sh_eth_plat_data ether_platform_data __initdata = {
  60. .phy = 0x01,
  61. .edmac_endian = EDMAC_LITTLE_ENDIAN,
  62. .register_type = SH_ETH_REG_FAST_RCAR,
  63. .phy_interface = PHY_INTERFACE_MODE_RMII,
  64. /*
  65. * Although the LINK signal is available on the board, it's connected to
  66. * the link/activity LED output of the PHY, thus the link disappears and
  67. * reappears after each packet. We'd be better off ignoring such signal
  68. * and getting the link state from the PHY indirectly.
  69. */
  70. .no_ether_link = 1,
  71. };
  72. static const struct pinctrl_map bockw_pinctrl_map[] = {
  73. /* Ether */
  74. PIN_MAP_MUX_GROUP_DEFAULT("sh-eth", "pfc-r8a7778",
  75. "ether_rmii", "ether"),
  76. /* SCIF0 */
  77. PIN_MAP_MUX_GROUP_DEFAULT("sh-sci.0", "pfc-r8a7778",
  78. "scif0_data_a", "scif0"),
  79. PIN_MAP_MUX_GROUP_DEFAULT("sh-sci.0", "pfc-r8a7778",
  80. "scif0_ctrl", "scif0"),
  81. /* SDHI0 */
  82. PIN_MAP_MUX_GROUP_DEFAULT("sh_mobile_sdhi.0", "pfc-r8a7778",
  83. "sdhi0", "sdhi0"),
  84. };
  85. #define FPGA 0x18200000
  86. #define IRQ0MR 0x30
  87. #define PFC 0xfffc0000
  88. #define PUPR4 0x110
  89. static void __init bockw_init(void)
  90. {
  91. void __iomem *base;
  92. r8a7778_clock_init();
  93. r8a7778_init_irq_extpin(1);
  94. r8a7778_add_standard_devices();
  95. r8a7778_add_ether_device(&ether_platform_data);
  96. pinctrl_register_mappings(bockw_pinctrl_map,
  97. ARRAY_SIZE(bockw_pinctrl_map));
  98. r8a7778_pinmux_init();
  99. /* for SMSC */
  100. base = ioremap_nocache(FPGA, SZ_1M);
  101. if (base) {
  102. /*
  103. * CAUTION
  104. *
  105. * IRQ0/1 is cascaded interrupt from FPGA.
  106. * it should be cared in the future
  107. * Now, it is assuming IRQ0 was used only from SMSC.
  108. */
  109. u16 val = ioread16(base + IRQ0MR);
  110. val &= ~(1 << 4); /* enable SMSC911x */
  111. iowrite16(val, base + IRQ0MR);
  112. iounmap(base);
  113. regulator_register_fixed(0, dummy_supplies,
  114. ARRAY_SIZE(dummy_supplies));
  115. platform_device_register_resndata(
  116. &platform_bus, "smsc911x", -1,
  117. smsc911x_resources, ARRAY_SIZE(smsc911x_resources),
  118. &smsc911x_data, sizeof(smsc911x_data));
  119. }
  120. /* for SDHI */
  121. base = ioremap_nocache(PFC, 0x200);
  122. if (base) {
  123. /*
  124. * FIXME
  125. *
  126. * SDHI CD/WP pin needs pull-up
  127. */
  128. iowrite32(ioread32(base + PUPR4) | (3 << 26), base + PUPR4);
  129. iounmap(base);
  130. r8a7778_sdhi_init(0, &sdhi0_info);
  131. }
  132. }
  133. static const char *bockw_boards_compat_dt[] __initdata = {
  134. "renesas,bockw",
  135. NULL,
  136. };
  137. DT_MACHINE_START(BOCKW_DT, "bockw")
  138. .init_early = r8a7778_init_delay,
  139. .init_irq = r8a7778_init_irq_dt,
  140. .init_machine = bockw_init,
  141. .init_time = shmobile_timer_init,
  142. .dt_compat = bockw_boards_compat_dt,
  143. MACHINE_END