wm8962.c 53 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677787980818283848586878889909192939495969798991001011021031041051061071081091101111121131141151161171181191201211221231241251261271281291301311321331341351361371381391401411421431441451461471481491501511521531541551561571581591601611621631641651661671681691701711721731741751761771781791801811821831841851861871881891901911921931941951961971981992002012022032042052062072082092102112122132142152162172182192202212222232242252262272282292302312322332342352362372382392402412422432442452462472482492502512522532542552562572582592602612622632642652662672682692702712722732742752762772782792802812822832842852862872882892902912922932942952962972982993003013023033043053063073083093103113123133143153163173183193203213223233243253263273283293303313323333343353363373383393403413423433443453463473483493503513523533543553563573583593603613623633643653663673683693703713723733743753763773783793803813823833843853863873883893903913923933943953963973983994004014024034044054064074084094104114124134144154164174184194204214224234244254264274284294304314324334344354364374384394404414424434444454464474484494504514524534544554564574584594604614624634644654664674684694704714724734744754764774784794804814824834844854864874884894904914924934944954964974984995005015025035045055065075085095105115125135145155165175185195205215225235245255265275285295305315325335345355365375385395405415425435445455465475485495505515525535545555565575585595605615625635645655665675685695705715725735745755765775785795805815825835845855865875885895905915925935945955965975985996006016026036046056066076086096106116126136146156166176186196206216226236246256266276286296306316326336346356366376386396406416426436446456466476486496506516526536546556566576586596606616626636646656666676686696706716726736746756766776786796806816826836846856866876886896906916926936946956966976986997007017027037047057067077087097107117127137147157167177187197207217227237247257267277287297307317327337347357367377387397407417427437447457467477487497507517527537547557567577587597607617627637647657667677687697707717727737747757767777787797807817827837847857867877887897907917927937947957967977987998008018028038048058068078088098108118128138148158168178188198208218228238248258268278288298308318328338348358368378388398408418428438448458468478488498508518528538548558568578588598608618628638648658668678688698708718728738748758768778788798808818828838848858868878888898908918928938948958968978988999009019029039049059069079089099109119129139149159169179189199209219229239249259269279289299309319329339349359369379389399409419429439449459469479489499509519529539549559569579589599609619629639649659669679689699709719729739749759769779789799809819829839849859869879889899909919929939949959969979989991000100110021003100410051006100710081009101010111012101310141015101610171018101910201021102210231024102510261027102810291030103110321033103410351036103710381039104010411042104310441045104610471048104910501051105210531054105510561057105810591060106110621063106410651066106710681069107010711072107310741075107610771078107910801081108210831084108510861087108810891090109110921093109410951096109710981099110011011102110311041105110611071108110911101111111211131114111511161117111811191120112111221123112411251126112711281129113011311132113311341135113611371138113911401141114211431144114511461147114811491150115111521153115411551156115711581159116011611162116311641165116611671168116911701171117211731174117511761177117811791180118111821183118411851186118711881189119011911192119311941195119611971198119912001201120212031204120512061207120812091210121112121213121412151216121712181219122012211222122312241225122612271228122912301231123212331234123512361237123812391240124112421243124412451246124712481249125012511252125312541255125612571258125912601261126212631264126512661267126812691270127112721273127412751276127712781279128012811282128312841285128612871288128912901291129212931294129512961297129812991300130113021303130413051306130713081309131013111312131313141315131613171318131913201321132213231324132513261327132813291330133113321333133413351336133713381339134013411342134313441345134613471348134913501351135213531354135513561357135813591360136113621363136413651366136713681369137013711372137313741375137613771378137913801381138213831384138513861387138813891390139113921393139413951396139713981399140014011402140314041405140614071408140914101411141214131414141514161417141814191420142114221423142414251426142714281429143014311432143314341435143614371438143914401441144214431444144514461447144814491450145114521453145414551456145714581459146014611462146314641465146614671468146914701471147214731474147514761477147814791480148114821483148414851486148714881489149014911492149314941495149614971498149915001501150215031504150515061507150815091510151115121513151415151516151715181519152015211522152315241525152615271528152915301531153215331534153515361537153815391540154115421543154415451546154715481549155015511552155315541555155615571558155915601561156215631564156515661567156815691570157115721573157415751576157715781579158015811582158315841585158615871588158915901591159215931594159515961597159815991600160116021603160416051606160716081609161016111612161316141615161616171618161916201621162216231624162516261627162816291630163116321633163416351636163716381639164016411642164316441645164616471648164916501651165216531654165516561657165816591660166116621663166416651666166716681669167016711672167316741675167616771678167916801681168216831684168516861687168816891690169116921693169416951696169716981699170017011702170317041705170617071708170917101711171217131714171517161717171817191720172117221723172417251726172717281729173017311732173317341735173617371738173917401741174217431744174517461747174817491750175117521753175417551756175717581759176017611762176317641765176617671768176917701771177217731774177517761777177817791780178117821783178417851786178717881789179017911792179317941795179617971798179918001801180218031804180518061807180818091810181118121813181418151816181718181819182018211822182318241825182618271828182918301831183218331834183518361837183818391840184118421843184418451846184718481849185018511852185318541855185618571858185918601861186218631864186518661867186818691870187118721873187418751876187718781879188018811882188318841885188618871888188918901891189218931894189518961897189818991900190119021903190419051906190719081909191019111912191319141915191619171918191919201921192219231924192519261927192819291930193119321933
  1. /*
  2. * wm8962.c -- WM8962 ALSA SoC Audio driver
  3. *
  4. * Copyright 2010 Wolfson Microelectronics plc
  5. *
  6. * Author: Mark Brown <broonie@opensource.wolfsonmicro.com>
  7. *
  8. *
  9. * This program is free software; you can redistribute it and/or modify
  10. * it under the terms of the GNU General Public License version 2 as
  11. * published by the Free Software Foundation.
  12. */
  13. #include <linux/module.h>
  14. #include <linux/moduleparam.h>
  15. #include <linux/init.h>
  16. #include <linux/delay.h>
  17. #include <linux/pm.h>
  18. #include <linux/gcd.h>
  19. #include <linux/i2c.h>
  20. #include <linux/input.h>
  21. #include <linux/platform_device.h>
  22. #include <linux/regulator/consumer.h>
  23. #include <linux/slab.h>
  24. #include <linux/workqueue.h>
  25. #include <sound/core.h>
  26. #include <sound/pcm.h>
  27. #include <sound/pcm_params.h>
  28. #include <sound/soc.h>
  29. #include <sound/soc-dapm.h>
  30. #include <sound/initval.h>
  31. #include <sound/tlv.h>
  32. #include <sound/wm8962.h>
  33. #include "wm8962.h"
  34. static struct snd_soc_codec *wm8962_codec;
  35. struct snd_soc_codec_device soc_codec_dev_wm8962;
  36. #define WM8962_NUM_SUPPLIES 8
  37. static const char *wm8962_supply_names[WM8962_NUM_SUPPLIES] = {
  38. "DCVDD",
  39. "DBVDD",
  40. "AVDD",
  41. "CPVDD",
  42. "MICVDD",
  43. "PLLVDD",
  44. "SPKVDD1",
  45. "SPKVDD2",
  46. };
  47. /* codec private data */
  48. struct wm8962_priv {
  49. struct snd_soc_codec codec;
  50. u16 reg_cache[WM8962_MAX_REGISTER + 1];
  51. int sysclk;
  52. int sysclk_rate;
  53. int bclk; /* Desired BCLK */
  54. int lrclk;
  55. int fll_src;
  56. int fll_fref;
  57. int fll_fout;
  58. struct regulator_bulk_data supplies[WM8962_NUM_SUPPLIES];
  59. struct notifier_block disable_nb[WM8962_NUM_SUPPLIES];
  60. #if defined(CONFIG_INPUT) || defined(CONFIG_INPUT_MODULE)
  61. struct input_dev *beep;
  62. struct work_struct beep_work;
  63. int beep_rate;
  64. #endif
  65. };
  66. /* We can't use the same notifier block for more than one supply and
  67. * there's no way I can see to get from a callback to the caller
  68. * except container_of().
  69. */
  70. #define WM8962_REGULATOR_EVENT(n) \
  71. static int wm8962_regulator_event_##n(struct notifier_block *nb, \
  72. unsigned long event, void *data) \
  73. { \
  74. struct wm8962_priv *wm8962 = container_of(nb, struct wm8962_priv, \
  75. disable_nb[n]); \
  76. if (event & REGULATOR_EVENT_DISABLE) { \
  77. wm8962->codec.cache_sync = 1; \
  78. } \
  79. return 0; \
  80. }
  81. WM8962_REGULATOR_EVENT(0)
  82. WM8962_REGULATOR_EVENT(1)
  83. WM8962_REGULATOR_EVENT(2)
  84. WM8962_REGULATOR_EVENT(3)
  85. WM8962_REGULATOR_EVENT(4)
  86. WM8962_REGULATOR_EVENT(5)
  87. WM8962_REGULATOR_EVENT(6)
  88. WM8962_REGULATOR_EVENT(7)
  89. static int wm8962_volatile_register(unsigned int reg)
  90. {
  91. if (wm8962_reg_access[reg].vol)
  92. return 1;
  93. else
  94. return 0;
  95. }
  96. static int wm8962_readable(unsigned int reg)
  97. {
  98. if (wm8962_reg_access[reg].read)
  99. return 1;
  100. else
  101. return 0;
  102. }
  103. static int wm8962_reset(struct snd_soc_codec *codec)
  104. {
  105. return snd_soc_write(codec, WM8962_SOFTWARE_RESET, 0);
  106. }
  107. static const DECLARE_TLV_DB_SCALE(inpga_tlv, -2325, 75, 0);
  108. static const DECLARE_TLV_DB_SCALE(mixin_tlv, -1500, 300, 0);
  109. static const unsigned int mixinpga_tlv[] = {
  110. TLV_DB_RANGE_HEAD(7),
  111. 0, 1, TLV_DB_SCALE_ITEM(0, 600, 0),
  112. 2, 2, TLV_DB_SCALE_ITEM(1300, 1300, 0),
  113. 3, 4, TLV_DB_SCALE_ITEM(1800, 200, 0),
  114. 5, 5, TLV_DB_SCALE_ITEM(2400, 0, 0),
  115. 6, 7, TLV_DB_SCALE_ITEM(2700, 300, 0),
  116. };
  117. static const DECLARE_TLV_DB_SCALE(beep_tlv, -9600, 600, 1);
  118. static const DECLARE_TLV_DB_SCALE(digital_tlv, -7200, 75, 1);
  119. static const DECLARE_TLV_DB_SCALE(st_tlv, -3600, 300, 0);
  120. static const DECLARE_TLV_DB_SCALE(inmix_tlv, -600, 600, 0);
  121. static const DECLARE_TLV_DB_SCALE(bypass_tlv, -1500, 300, 0);
  122. static const DECLARE_TLV_DB_SCALE(out_tlv, -12100, 100, 1);
  123. static const DECLARE_TLV_DB_SCALE(hp_tlv, -700, 100, 0);
  124. static const unsigned int classd_tlv[] = {
  125. TLV_DB_RANGE_HEAD(7),
  126. 0, 6, TLV_DB_SCALE_ITEM(0, 150, 0),
  127. 7, 7, TLV_DB_SCALE_ITEM(1200, 0, 0),
  128. };
  129. /* The VU bits for the headphones are in a different register to the mute
  130. * bits and only take effect on the PGA if it is actually powered.
  131. */
  132. static int wm8962_put_hp_sw(struct snd_kcontrol *kcontrol,
  133. struct snd_ctl_elem_value *ucontrol)
  134. {
  135. struct snd_soc_codec *codec = snd_kcontrol_chip(kcontrol);
  136. u16 *reg_cache = codec->reg_cache;
  137. int ret;
  138. /* Apply the update (if any) */
  139. ret = snd_soc_put_volsw(kcontrol, ucontrol);
  140. if (ret == 0)
  141. return 0;
  142. /* If the left PGA is enabled hit that VU bit... */
  143. if (reg_cache[WM8962_PWR_MGMT_2] & WM8962_HPOUTL_PGA_ENA)
  144. return snd_soc_write(codec, WM8962_HPOUTL_VOLUME,
  145. reg_cache[WM8962_HPOUTL_VOLUME]);
  146. /* ...otherwise the right. The VU is stereo. */
  147. if (reg_cache[WM8962_PWR_MGMT_2] & WM8962_HPOUTR_PGA_ENA)
  148. return snd_soc_write(codec, WM8962_HPOUTR_VOLUME,
  149. reg_cache[WM8962_HPOUTR_VOLUME]);
  150. return 0;
  151. }
  152. /* The VU bits for the speakers are in a different register to the mute
  153. * bits and only take effect on the PGA if it is actually powered.
  154. */
  155. static int wm8962_put_spk_sw(struct snd_kcontrol *kcontrol,
  156. struct snd_ctl_elem_value *ucontrol)
  157. {
  158. struct snd_soc_codec *codec = snd_kcontrol_chip(kcontrol);
  159. u16 *reg_cache = codec->reg_cache;
  160. int ret;
  161. /* Apply the update (if any) */
  162. ret = snd_soc_put_volsw(kcontrol, ucontrol);
  163. if (ret == 0)
  164. return 0;
  165. /* If the left PGA is enabled hit that VU bit... */
  166. if (reg_cache[WM8962_PWR_MGMT_2] & WM8962_SPKOUTL_PGA_ENA)
  167. return snd_soc_write(codec, WM8962_SPKOUTL_VOLUME,
  168. reg_cache[WM8962_SPKOUTL_VOLUME]);
  169. /* ...otherwise the right. The VU is stereo. */
  170. if (reg_cache[WM8962_PWR_MGMT_2] & WM8962_SPKOUTR_PGA_ENA)
  171. return snd_soc_write(codec, WM8962_SPKOUTR_VOLUME,
  172. reg_cache[WM8962_SPKOUTR_VOLUME]);
  173. return 0;
  174. }
  175. static const struct snd_kcontrol_new wm8962_snd_controls[] = {
  176. SOC_DOUBLE("Input Mixer Switch", WM8962_INPUT_MIXER_CONTROL_1, 3, 2, 1, 1),
  177. SOC_SINGLE_TLV("MIXINL IN2L Volume", WM8962_LEFT_INPUT_MIXER_VOLUME, 6, 7, 0,
  178. mixin_tlv),
  179. SOC_SINGLE_TLV("MIXINL PGA Volume", WM8962_LEFT_INPUT_MIXER_VOLUME, 3, 7, 0,
  180. mixinpga_tlv),
  181. SOC_SINGLE_TLV("MIXINL IN3L Volume", WM8962_LEFT_INPUT_MIXER_VOLUME, 0, 7, 0,
  182. mixin_tlv),
  183. SOC_SINGLE_TLV("MIXINR IN2R Volume", WM8962_RIGHT_INPUT_MIXER_VOLUME, 6, 7, 0,
  184. mixin_tlv),
  185. SOC_SINGLE_TLV("MIXINR PGA Volume", WM8962_RIGHT_INPUT_MIXER_VOLUME, 3, 7, 0,
  186. mixinpga_tlv),
  187. SOC_SINGLE_TLV("MIXINR IN3R Volume", WM8962_RIGHT_INPUT_MIXER_VOLUME, 0, 7, 0,
  188. mixin_tlv),
  189. SOC_DOUBLE_R_TLV("Digital Capture Volume", WM8962_LEFT_ADC_VOLUME,
  190. WM8962_RIGHT_ADC_VOLUME, 1, 127, 0, digital_tlv),
  191. SOC_DOUBLE_R_TLV("Capture Volume", WM8962_LEFT_INPUT_VOLUME,
  192. WM8962_RIGHT_INPUT_VOLUME, 0, 63, 0, inpga_tlv),
  193. SOC_DOUBLE_R("Capture Switch", WM8962_LEFT_INPUT_VOLUME,
  194. WM8962_RIGHT_INPUT_VOLUME, 7, 1, 1),
  195. SOC_DOUBLE_R("Capture ZC Switch", WM8962_LEFT_INPUT_VOLUME,
  196. WM8962_RIGHT_INPUT_VOLUME, 6, 1, 1),
  197. SOC_DOUBLE_R_TLV("Sidetone Volume", WM8962_DAC_DSP_MIXING_1,
  198. WM8962_DAC_DSP_MIXING_2, 4, 12, 0, st_tlv),
  199. SOC_DOUBLE_R_TLV("Digital Playback Volume", WM8962_LEFT_DAC_VOLUME,
  200. WM8962_RIGHT_DAC_VOLUME, 1, 127, 0, digital_tlv),
  201. SOC_SINGLE("DAC High Performance Switch", WM8962_ADC_DAC_CONTROL_2, 0, 1, 0),
  202. SOC_SINGLE("ADC High Performance Switch", WM8962_ADDITIONAL_CONTROL_1,
  203. 5, 1, 0),
  204. SOC_SINGLE_TLV("Beep Volume", WM8962_BEEP_GENERATOR_1, 4, 15, 0, beep_tlv),
  205. SOC_DOUBLE_R_TLV("Headphone Volume", WM8962_HPOUTL_VOLUME,
  206. WM8962_HPOUTR_VOLUME, 0, 127, 0, out_tlv),
  207. SOC_DOUBLE_EXT("Headphone Switch", WM8962_PWR_MGMT_2, 1, 0, 1, 1,
  208. snd_soc_get_volsw, wm8962_put_hp_sw),
  209. SOC_DOUBLE_R("Headphone ZC Switch", WM8962_HPOUTL_VOLUME, WM8962_HPOUTR_VOLUME,
  210. 7, 1, 0),
  211. SOC_DOUBLE_TLV("Headphone Aux Volume", WM8962_ANALOGUE_HP_2, 3, 6, 7, 0,
  212. hp_tlv),
  213. SOC_DOUBLE_R("Headphone Mixer Switch", WM8962_HEADPHONE_MIXER_3,
  214. WM8962_HEADPHONE_MIXER_4, 8, 1, 1),
  215. SOC_SINGLE_TLV("HPMIXL IN4L Volume", WM8962_HEADPHONE_MIXER_3,
  216. 3, 7, 0, bypass_tlv),
  217. SOC_SINGLE_TLV("HPMIXL IN4R Volume", WM8962_HEADPHONE_MIXER_3,
  218. 0, 7, 0, bypass_tlv),
  219. SOC_SINGLE_TLV("HPMIXL MIXINL Volume", WM8962_HEADPHONE_MIXER_3,
  220. 7, 1, 1, inmix_tlv),
  221. SOC_SINGLE_TLV("HPMIXL MIXINR Volume", WM8962_HEADPHONE_MIXER_3,
  222. 6, 1, 1, inmix_tlv),
  223. SOC_SINGLE_TLV("HPMIXR IN4L Volume", WM8962_HEADPHONE_MIXER_4,
  224. 3, 7, 0, bypass_tlv),
  225. SOC_SINGLE_TLV("HPMIXR IN4R Volume", WM8962_HEADPHONE_MIXER_4,
  226. 0, 7, 0, bypass_tlv),
  227. SOC_SINGLE_TLV("HPMIXR MIXINL Volume", WM8962_HEADPHONE_MIXER_4,
  228. 7, 1, 1, inmix_tlv),
  229. SOC_SINGLE_TLV("HPMIXR MIXINR Volume", WM8962_HEADPHONE_MIXER_4,
  230. 6, 1, 1, inmix_tlv),
  231. SOC_SINGLE_TLV("Speaker Boost Volume", WM8962_CLASS_D_CONTROL_2, 0, 7, 0,
  232. classd_tlv),
  233. };
  234. static const struct snd_kcontrol_new wm8962_spk_mono_controls[] = {
  235. SOC_SINGLE_TLV("Speaker Volume", WM8962_SPKOUTL_VOLUME, 0, 127, 0, out_tlv),
  236. SOC_SINGLE_EXT("Speaker Switch", WM8962_CLASS_D_CONTROL_1, 1, 1, 1,
  237. snd_soc_get_volsw, wm8962_put_spk_sw),
  238. SOC_SINGLE("Speaker ZC Switch", WM8962_SPKOUTL_VOLUME, 7, 1, 0),
  239. SOC_SINGLE("Speaker Mixer Switch", WM8962_SPEAKER_MIXER_3, 8, 1, 1),
  240. SOC_SINGLE_TLV("Speaker Mixer IN4L Volume", WM8962_SPEAKER_MIXER_3,
  241. 3, 7, 0, bypass_tlv),
  242. SOC_SINGLE_TLV("Speaker Mixer IN4R Volume", WM8962_SPEAKER_MIXER_3,
  243. 0, 7, 0, bypass_tlv),
  244. SOC_SINGLE_TLV("Speaker Mixer MIXINL Volume", WM8962_SPEAKER_MIXER_3,
  245. 7, 1, 1, inmix_tlv),
  246. SOC_SINGLE_TLV("Speaker Mixer MIXINR Volume", WM8962_SPEAKER_MIXER_3,
  247. 6, 1, 1, inmix_tlv),
  248. SOC_SINGLE_TLV("Speaker Mixer DACL Volume", WM8962_SPEAKER_MIXER_5,
  249. 7, 1, 0, inmix_tlv),
  250. SOC_SINGLE_TLV("Speaker Mixer DACR Volume", WM8962_SPEAKER_MIXER_5,
  251. 6, 1, 0, inmix_tlv),
  252. };
  253. static const struct snd_kcontrol_new wm8962_spk_stereo_controls[] = {
  254. SOC_DOUBLE_R_TLV("Speaker Volume", WM8962_SPKOUTL_VOLUME,
  255. WM8962_SPKOUTR_VOLUME, 0, 127, 0, out_tlv),
  256. SOC_DOUBLE_EXT("Speaker Switch", WM8962_CLASS_D_CONTROL_1, 1, 0, 1, 1,
  257. snd_soc_get_volsw, wm8962_put_spk_sw),
  258. SOC_DOUBLE_R("Speaker ZC Switch", WM8962_SPKOUTL_VOLUME, WM8962_SPKOUTR_VOLUME,
  259. 7, 1, 0),
  260. SOC_DOUBLE_R("Speaker Mixer Switch", WM8962_SPEAKER_MIXER_3,
  261. WM8962_SPEAKER_MIXER_4, 8, 1, 1),
  262. SOC_SINGLE_TLV("SPKOUTL Mixer IN4L Volume", WM8962_SPEAKER_MIXER_3,
  263. 3, 7, 0, bypass_tlv),
  264. SOC_SINGLE_TLV("SPKOUTL Mixer IN4R Volume", WM8962_SPEAKER_MIXER_3,
  265. 0, 7, 0, bypass_tlv),
  266. SOC_SINGLE_TLV("SPKOUTL Mixer MIXINL Volume", WM8962_SPEAKER_MIXER_3,
  267. 7, 1, 1, inmix_tlv),
  268. SOC_SINGLE_TLV("SPKOUTL Mixer MIXINR Volume", WM8962_SPEAKER_MIXER_3,
  269. 6, 1, 1, inmix_tlv),
  270. SOC_SINGLE_TLV("SPKOUTL Mixer DACL Volume", WM8962_SPEAKER_MIXER_5,
  271. 7, 1, 0, inmix_tlv),
  272. SOC_SINGLE_TLV("SPKOUTL Mixer DACR Volume", WM8962_SPEAKER_MIXER_5,
  273. 6, 1, 0, inmix_tlv),
  274. SOC_SINGLE_TLV("SPKOUTR Mixer IN4L Volume", WM8962_SPEAKER_MIXER_4,
  275. 3, 7, 0, bypass_tlv),
  276. SOC_SINGLE_TLV("SPKOUTR Mixer IN4R Volume", WM8962_SPEAKER_MIXER_4,
  277. 0, 7, 0, bypass_tlv),
  278. SOC_SINGLE_TLV("SPKOUTR Mixer MIXINL Volume", WM8962_SPEAKER_MIXER_4,
  279. 7, 1, 1, inmix_tlv),
  280. SOC_SINGLE_TLV("SPKOUTR Mixer MIXINR Volume", WM8962_SPEAKER_MIXER_4,
  281. 6, 1, 1, inmix_tlv),
  282. SOC_SINGLE_TLV("SPKOUTR Mixer DACL Volume", WM8962_SPEAKER_MIXER_5,
  283. 5, 1, 0, inmix_tlv),
  284. SOC_SINGLE_TLV("SPKOUTR Mixer DACR Volume", WM8962_SPEAKER_MIXER_5,
  285. 4, 1, 0, inmix_tlv),
  286. };
  287. static int sysclk_event(struct snd_soc_dapm_widget *w,
  288. struct snd_kcontrol *kcontrol, int event)
  289. {
  290. struct snd_soc_codec *codec = w->codec;
  291. int src;
  292. int fll;
  293. src = snd_soc_read(codec, WM8962_CLOCKING2) & WM8962_SYSCLK_SRC_MASK;
  294. switch (src) {
  295. case 0: /* MCLK */
  296. fll = 0;
  297. break;
  298. case 0x200: /* FLL */
  299. fll = 1;
  300. break;
  301. default:
  302. dev_err(codec->dev, "Unknown SYSCLK source %x\n", src);
  303. return -EINVAL;
  304. }
  305. switch (event) {
  306. case SND_SOC_DAPM_PRE_PMU:
  307. if (fll)
  308. snd_soc_update_bits(codec, WM8962_FLL_CONTROL_1,
  309. WM8962_FLL_ENA, WM8962_FLL_ENA);
  310. break;
  311. case SND_SOC_DAPM_POST_PMD:
  312. if (fll)
  313. snd_soc_update_bits(codec, WM8962_FLL_CONTROL_1,
  314. WM8962_FLL_ENA, 0);
  315. break;
  316. default:
  317. BUG();
  318. return -EINVAL;
  319. }
  320. return 0;
  321. }
  322. static int cp_event(struct snd_soc_dapm_widget *w,
  323. struct snd_kcontrol *kcontrol, int event)
  324. {
  325. switch (event) {
  326. case SND_SOC_DAPM_POST_PMU:
  327. msleep(5);
  328. break;
  329. default:
  330. BUG();
  331. return -EINVAL;
  332. }
  333. return 0;
  334. }
  335. static int hp_event(struct snd_soc_dapm_widget *w,
  336. struct snd_kcontrol *kcontrol, int event)
  337. {
  338. struct snd_soc_codec *codec = w->codec;
  339. int timeout;
  340. int reg;
  341. int expected = (WM8962_DCS_STARTUP_DONE_HP1L |
  342. WM8962_DCS_STARTUP_DONE_HP1R);
  343. switch (event) {
  344. case SND_SOC_DAPM_POST_PMU:
  345. snd_soc_update_bits(codec, WM8962_ANALOGUE_HP_0,
  346. WM8962_HP1L_ENA | WM8962_HP1R_ENA,
  347. WM8962_HP1L_ENA | WM8962_HP1R_ENA);
  348. udelay(20);
  349. snd_soc_update_bits(codec, WM8962_ANALOGUE_HP_0,
  350. WM8962_HP1L_ENA_DLY | WM8962_HP1R_ENA_DLY,
  351. WM8962_HP1L_ENA_DLY | WM8962_HP1R_ENA_DLY);
  352. /* Start the DC servo */
  353. snd_soc_update_bits(codec, WM8962_DC_SERVO_1,
  354. WM8962_HP1L_DCS_ENA | WM8962_HP1R_DCS_ENA |
  355. WM8962_HP1L_DCS_STARTUP |
  356. WM8962_HP1R_DCS_STARTUP,
  357. WM8962_HP1L_DCS_ENA | WM8962_HP1R_DCS_ENA |
  358. WM8962_HP1L_DCS_STARTUP |
  359. WM8962_HP1R_DCS_STARTUP);
  360. /* Wait for it to complete, should be well under 100ms */
  361. timeout = 0;
  362. do {
  363. msleep(1);
  364. reg = snd_soc_read(codec, WM8962_DC_SERVO_6);
  365. if (reg < 0) {
  366. dev_err(codec->dev,
  367. "Failed to read DCS status: %d\n",
  368. reg);
  369. continue;
  370. }
  371. dev_dbg(codec->dev, "DCS status: %x\n", reg);
  372. } while (++timeout < 200 && (reg & expected) != expected);
  373. if ((reg & expected) != expected)
  374. dev_err(codec->dev, "DC servo timed out\n");
  375. else
  376. dev_dbg(codec->dev, "DC servo complete after %dms\n",
  377. timeout);
  378. snd_soc_update_bits(codec, WM8962_ANALOGUE_HP_0,
  379. WM8962_HP1L_ENA_OUTP |
  380. WM8962_HP1R_ENA_OUTP,
  381. WM8962_HP1L_ENA_OUTP |
  382. WM8962_HP1R_ENA_OUTP);
  383. udelay(20);
  384. snd_soc_update_bits(codec, WM8962_ANALOGUE_HP_0,
  385. WM8962_HP1L_RMV_SHORT |
  386. WM8962_HP1R_RMV_SHORT,
  387. WM8962_HP1L_RMV_SHORT |
  388. WM8962_HP1R_RMV_SHORT);
  389. break;
  390. case SND_SOC_DAPM_PRE_PMD:
  391. snd_soc_update_bits(codec, WM8962_ANALOGUE_HP_0,
  392. WM8962_HP1L_RMV_SHORT |
  393. WM8962_HP1R_RMV_SHORT, 0);
  394. udelay(20);
  395. snd_soc_update_bits(codec, WM8962_DC_SERVO_1,
  396. WM8962_HP1L_DCS_ENA | WM8962_HP1R_DCS_ENA |
  397. WM8962_HP1L_DCS_STARTUP |
  398. WM8962_HP1R_DCS_STARTUP,
  399. 0);
  400. snd_soc_update_bits(codec, WM8962_ANALOGUE_HP_0,
  401. WM8962_HP1L_ENA | WM8962_HP1R_ENA |
  402. WM8962_HP1L_ENA_DLY | WM8962_HP1R_ENA_DLY |
  403. WM8962_HP1L_ENA_OUTP |
  404. WM8962_HP1R_ENA_OUTP, 0);
  405. break;
  406. default:
  407. BUG();
  408. return -EINVAL;
  409. }
  410. return 0;
  411. }
  412. /* VU bits for the output PGAs only take effect while the PGA is powered */
  413. static int out_pga_event(struct snd_soc_dapm_widget *w,
  414. struct snd_kcontrol *kcontrol, int event)
  415. {
  416. struct snd_soc_codec *codec = w->codec;
  417. u16 *reg_cache = codec->reg_cache;
  418. int reg;
  419. switch (w->shift) {
  420. case WM8962_HPOUTR_PGA_ENA_SHIFT:
  421. reg = WM8962_HPOUTR_VOLUME;
  422. break;
  423. case WM8962_HPOUTL_PGA_ENA_SHIFT:
  424. reg = WM8962_HPOUTL_VOLUME;
  425. break;
  426. case WM8962_SPKOUTR_PGA_ENA_SHIFT:
  427. reg = WM8962_SPKOUTR_VOLUME;
  428. break;
  429. case WM8962_SPKOUTL_PGA_ENA_SHIFT:
  430. reg = WM8962_SPKOUTL_VOLUME;
  431. break;
  432. default:
  433. BUG();
  434. return -EINVAL;
  435. }
  436. switch (event) {
  437. case SND_SOC_DAPM_POST_PMU:
  438. return snd_soc_write(codec, reg, reg_cache[reg]);
  439. default:
  440. BUG();
  441. return -EINVAL;
  442. }
  443. }
  444. static const char *st_text[] = { "None", "Right", "Left" };
  445. static const struct soc_enum str_enum =
  446. SOC_ENUM_SINGLE(WM8962_DAC_DSP_MIXING_1, 2, 3, st_text);
  447. static const struct snd_kcontrol_new str_mux =
  448. SOC_DAPM_ENUM("Right Sidetone", str_enum);
  449. static const struct soc_enum stl_enum =
  450. SOC_ENUM_SINGLE(WM8962_DAC_DSP_MIXING_2, 2, 3, st_text);
  451. static const struct snd_kcontrol_new stl_mux =
  452. SOC_DAPM_ENUM("Left Sidetone", stl_enum);
  453. static const char *outmux_text[] = { "DAC", "Mixer" };
  454. static const struct soc_enum spkoutr_enum =
  455. SOC_ENUM_SINGLE(WM8962_SPEAKER_MIXER_2, 7, 2, outmux_text);
  456. static const struct snd_kcontrol_new spkoutr_mux =
  457. SOC_DAPM_ENUM("SPKOUTR Mux", spkoutr_enum);
  458. static const struct soc_enum spkoutl_enum =
  459. SOC_ENUM_SINGLE(WM8962_SPEAKER_MIXER_1, 7, 2, outmux_text);
  460. static const struct snd_kcontrol_new spkoutl_mux =
  461. SOC_DAPM_ENUM("SPKOUTL Mux", spkoutl_enum);
  462. static const struct soc_enum hpoutr_enum =
  463. SOC_ENUM_SINGLE(WM8962_HEADPHONE_MIXER_2, 7, 2, outmux_text);
  464. static const struct snd_kcontrol_new hpoutr_mux =
  465. SOC_DAPM_ENUM("HPOUTR Mux", hpoutr_enum);
  466. static const struct soc_enum hpoutl_enum =
  467. SOC_ENUM_SINGLE(WM8962_HEADPHONE_MIXER_1, 7, 2, outmux_text);
  468. static const struct snd_kcontrol_new hpoutl_mux =
  469. SOC_DAPM_ENUM("HPOUTL Mux", hpoutl_enum);
  470. static const struct snd_kcontrol_new inpgal[] = {
  471. SOC_DAPM_SINGLE("IN1L Switch", WM8962_LEFT_INPUT_PGA_CONTROL, 3, 1, 0),
  472. SOC_DAPM_SINGLE("IN2L Switch", WM8962_LEFT_INPUT_PGA_CONTROL, 2, 1, 0),
  473. SOC_DAPM_SINGLE("IN3L Switch", WM8962_LEFT_INPUT_PGA_CONTROL, 1, 1, 0),
  474. SOC_DAPM_SINGLE("IN4L Switch", WM8962_LEFT_INPUT_PGA_CONTROL, 0, 1, 0),
  475. };
  476. static const struct snd_kcontrol_new inpgar[] = {
  477. SOC_DAPM_SINGLE("IN1R Switch", WM8962_RIGHT_INPUT_PGA_CONTROL, 3, 1, 0),
  478. SOC_DAPM_SINGLE("IN2R Switch", WM8962_RIGHT_INPUT_PGA_CONTROL, 2, 1, 0),
  479. SOC_DAPM_SINGLE("IN3R Switch", WM8962_RIGHT_INPUT_PGA_CONTROL, 1, 1, 0),
  480. SOC_DAPM_SINGLE("IN4R Switch", WM8962_RIGHT_INPUT_PGA_CONTROL, 0, 1, 0),
  481. };
  482. static const struct snd_kcontrol_new mixinl[] = {
  483. SOC_DAPM_SINGLE("IN2L Switch", WM8962_INPUT_MIXER_CONTROL_2, 5, 1, 0),
  484. SOC_DAPM_SINGLE("IN3L Switch", WM8962_INPUT_MIXER_CONTROL_2, 4, 1, 0),
  485. SOC_DAPM_SINGLE("PGA Switch", WM8962_INPUT_MIXER_CONTROL_2, 3, 1, 0),
  486. };
  487. static const struct snd_kcontrol_new mixinr[] = {
  488. SOC_DAPM_SINGLE("IN2R Switch", WM8962_INPUT_MIXER_CONTROL_2, 2, 1, 0),
  489. SOC_DAPM_SINGLE("IN3R Switch", WM8962_INPUT_MIXER_CONTROL_2, 1, 1, 0),
  490. SOC_DAPM_SINGLE("PGA Switch", WM8962_INPUT_MIXER_CONTROL_2, 0, 1, 0),
  491. };
  492. static const struct snd_kcontrol_new hpmixl[] = {
  493. SOC_DAPM_SINGLE("DACL Switch", WM8962_HEADPHONE_MIXER_1, 5, 1, 0),
  494. SOC_DAPM_SINGLE("DACR Switch", WM8962_HEADPHONE_MIXER_1, 4, 1, 0),
  495. SOC_DAPM_SINGLE("MIXINL Switch", WM8962_HEADPHONE_MIXER_1, 3, 1, 0),
  496. SOC_DAPM_SINGLE("MIXINR Switch", WM8962_HEADPHONE_MIXER_1, 2, 1, 0),
  497. SOC_DAPM_SINGLE("IN4L Switch", WM8962_HEADPHONE_MIXER_1, 1, 1, 0),
  498. SOC_DAPM_SINGLE("IN4R Switch", WM8962_HEADPHONE_MIXER_1, 0, 1, 0),
  499. };
  500. static const struct snd_kcontrol_new hpmixr[] = {
  501. SOC_DAPM_SINGLE("DACL Switch", WM8962_HEADPHONE_MIXER_2, 5, 1, 0),
  502. SOC_DAPM_SINGLE("DACR Switch", WM8962_HEADPHONE_MIXER_2, 4, 1, 0),
  503. SOC_DAPM_SINGLE("MIXINL Switch", WM8962_HEADPHONE_MIXER_2, 3, 1, 0),
  504. SOC_DAPM_SINGLE("MIXINR Switch", WM8962_HEADPHONE_MIXER_2, 2, 1, 0),
  505. SOC_DAPM_SINGLE("IN4L Switch", WM8962_HEADPHONE_MIXER_2, 1, 1, 0),
  506. SOC_DAPM_SINGLE("IN4R Switch", WM8962_HEADPHONE_MIXER_2, 0, 1, 0),
  507. };
  508. static const struct snd_kcontrol_new spkmixl[] = {
  509. SOC_DAPM_SINGLE("DACL Switch", WM8962_SPEAKER_MIXER_1, 5, 1, 0),
  510. SOC_DAPM_SINGLE("DACR Switch", WM8962_SPEAKER_MIXER_1, 4, 1, 0),
  511. SOC_DAPM_SINGLE("MIXINL Switch", WM8962_SPEAKER_MIXER_1, 3, 1, 0),
  512. SOC_DAPM_SINGLE("MIXINR Switch", WM8962_SPEAKER_MIXER_1, 2, 1, 0),
  513. SOC_DAPM_SINGLE("IN4L Switch", WM8962_SPEAKER_MIXER_1, 1, 1, 0),
  514. SOC_DAPM_SINGLE("IN4R Switch", WM8962_SPEAKER_MIXER_1, 0, 1, 0),
  515. };
  516. static const struct snd_kcontrol_new spkmixr[] = {
  517. SOC_DAPM_SINGLE("DACL Switch", WM8962_SPEAKER_MIXER_2, 5, 1, 0),
  518. SOC_DAPM_SINGLE("DACR Switch", WM8962_SPEAKER_MIXER_2, 4, 1, 0),
  519. SOC_DAPM_SINGLE("MIXINL Switch", WM8962_SPEAKER_MIXER_2, 3, 1, 0),
  520. SOC_DAPM_SINGLE("MIXINR Switch", WM8962_SPEAKER_MIXER_2, 2, 1, 0),
  521. SOC_DAPM_SINGLE("IN4L Switch", WM8962_SPEAKER_MIXER_2, 1, 1, 0),
  522. SOC_DAPM_SINGLE("IN4R Switch", WM8962_SPEAKER_MIXER_2, 0, 1, 0),
  523. };
  524. static const struct snd_soc_dapm_widget wm8962_dapm_widgets[] = {
  525. SND_SOC_DAPM_INPUT("IN1L"),
  526. SND_SOC_DAPM_INPUT("IN1R"),
  527. SND_SOC_DAPM_INPUT("IN2L"),
  528. SND_SOC_DAPM_INPUT("IN2R"),
  529. SND_SOC_DAPM_INPUT("IN3L"),
  530. SND_SOC_DAPM_INPUT("IN3R"),
  531. SND_SOC_DAPM_INPUT("IN4L"),
  532. SND_SOC_DAPM_INPUT("IN4R"),
  533. SND_SOC_DAPM_INPUT("Beep"),
  534. SND_SOC_DAPM_SUPPLY("Class G", WM8962_CHARGE_PUMP_B, 0, 1, NULL, 0),
  535. SND_SOC_DAPM_SUPPLY("SYSCLK", WM8962_CLOCKING2, 5, 0, sysclk_event,
  536. SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMD),
  537. SND_SOC_DAPM_SUPPLY("Charge Pump", WM8962_CHARGE_PUMP_1, 0, 0, cp_event,
  538. SND_SOC_DAPM_POST_PMU),
  539. SND_SOC_DAPM_SUPPLY("TOCLK", WM8962_ADDITIONAL_CONTROL_1, 0, 0, NULL, 0),
  540. SND_SOC_DAPM_MIXER("INPGAL", WM8962_LEFT_INPUT_PGA_CONTROL, 4, 0,
  541. inpgal, ARRAY_SIZE(inpgal)),
  542. SND_SOC_DAPM_MIXER("INPGAR", WM8962_RIGHT_INPUT_PGA_CONTROL, 4, 0,
  543. inpgar, ARRAY_SIZE(inpgar)),
  544. SND_SOC_DAPM_MIXER("MIXINL", WM8962_PWR_MGMT_1, 5, 0,
  545. mixinl, ARRAY_SIZE(mixinl)),
  546. SND_SOC_DAPM_MIXER("MIXINR", WM8962_PWR_MGMT_1, 4, 0,
  547. mixinr, ARRAY_SIZE(mixinr)),
  548. SND_SOC_DAPM_ADC("ADCL", "Capture", WM8962_PWR_MGMT_1, 3, 0),
  549. SND_SOC_DAPM_ADC("ADCR", "Capture", WM8962_PWR_MGMT_1, 2, 0),
  550. SND_SOC_DAPM_MUX("STL", SND_SOC_NOPM, 0, 0, &stl_mux),
  551. SND_SOC_DAPM_MUX("STR", SND_SOC_NOPM, 0, 0, &str_mux),
  552. SND_SOC_DAPM_DAC("DACL", "Playback", WM8962_PWR_MGMT_2, 8, 0),
  553. SND_SOC_DAPM_DAC("DACR", "Playback", WM8962_PWR_MGMT_2, 7, 0),
  554. SND_SOC_DAPM_PGA("Left Bypass", SND_SOC_NOPM, 0, 0, NULL, 0),
  555. SND_SOC_DAPM_PGA("Right Bypass", SND_SOC_NOPM, 0, 0, NULL, 0),
  556. SND_SOC_DAPM_MIXER("HPMIXL", WM8962_MIXER_ENABLES, 3, 0,
  557. hpmixl, ARRAY_SIZE(hpmixl)),
  558. SND_SOC_DAPM_MIXER("HPMIXR", WM8962_MIXER_ENABLES, 2, 0,
  559. hpmixr, ARRAY_SIZE(hpmixr)),
  560. SND_SOC_DAPM_MUX_E("HPOUTL PGA", WM8962_PWR_MGMT_2, 6, 0, &hpoutl_mux,
  561. out_pga_event, SND_SOC_DAPM_POST_PMU),
  562. SND_SOC_DAPM_MUX_E("HPOUTR PGA", WM8962_PWR_MGMT_2, 5, 0, &hpoutr_mux,
  563. out_pga_event, SND_SOC_DAPM_POST_PMU),
  564. SND_SOC_DAPM_PGA_E("HPOUT", SND_SOC_NOPM, 0, 0, NULL, 0, hp_event,
  565. SND_SOC_DAPM_POST_PMU | SND_SOC_DAPM_PRE_PMD),
  566. SND_SOC_DAPM_OUTPUT("HPOUTL"),
  567. SND_SOC_DAPM_OUTPUT("HPOUTR"),
  568. };
  569. static const struct snd_soc_dapm_widget wm8962_dapm_spk_mono_widgets[] = {
  570. SND_SOC_DAPM_MIXER("Speaker Mixer", WM8962_MIXER_ENABLES, 1, 0,
  571. spkmixl, ARRAY_SIZE(spkmixl)),
  572. SND_SOC_DAPM_MUX_E("Speaker PGA", WM8962_PWR_MGMT_2, 4, 0, &spkoutl_mux,
  573. out_pga_event, SND_SOC_DAPM_POST_PMU),
  574. SND_SOC_DAPM_PGA("Speaker Output", WM8962_CLASS_D_CONTROL_1, 7, 0, NULL, 0),
  575. SND_SOC_DAPM_OUTPUT("SPKOUT"),
  576. };
  577. static const struct snd_soc_dapm_widget wm8962_dapm_spk_stereo_widgets[] = {
  578. SND_SOC_DAPM_MIXER("SPKOUTL Mixer", WM8962_MIXER_ENABLES, 1, 0,
  579. spkmixl, ARRAY_SIZE(spkmixl)),
  580. SND_SOC_DAPM_MIXER("SPKOUTR Mixer", WM8962_MIXER_ENABLES, 0, 0,
  581. spkmixr, ARRAY_SIZE(spkmixr)),
  582. SND_SOC_DAPM_MUX_E("SPKOUTL PGA", WM8962_PWR_MGMT_2, 4, 0, &spkoutl_mux,
  583. out_pga_event, SND_SOC_DAPM_POST_PMU),
  584. SND_SOC_DAPM_MUX_E("SPKOUTR PGA", WM8962_PWR_MGMT_2, 3, 0, &spkoutr_mux,
  585. out_pga_event, SND_SOC_DAPM_POST_PMU),
  586. SND_SOC_DAPM_PGA("SPKOUTR Output", WM8962_CLASS_D_CONTROL_1, 7, 0, NULL, 0),
  587. SND_SOC_DAPM_PGA("SPKOUTL Output", WM8962_CLASS_D_CONTROL_1, 6, 0, NULL, 0),
  588. SND_SOC_DAPM_OUTPUT("SPKOUTL"),
  589. SND_SOC_DAPM_OUTPUT("SPKOUTR"),
  590. };
  591. static const struct snd_soc_dapm_route wm8962_intercon[] = {
  592. { "INPGAL", "IN1L Switch", "IN1L" },
  593. { "INPGAL", "IN2L Switch", "IN2L" },
  594. { "INPGAL", "IN3L Switch", "IN3L" },
  595. { "INPGAL", "IN4L Switch", "IN4L" },
  596. { "INPGAR", "IN1R Switch", "IN1R" },
  597. { "INPGAR", "IN2R Switch", "IN2R" },
  598. { "INPGAR", "IN3R Switch", "IN3R" },
  599. { "INPGAR", "IN4R Switch", "IN4R" },
  600. { "MIXINL", "IN2L Switch", "IN2L" },
  601. { "MIXINL", "IN3L Switch", "IN3L" },
  602. { "MIXINL", "PGA Switch", "INPGAL" },
  603. { "MIXINR", "IN2R Switch", "IN2R" },
  604. { "MIXINR", "IN3R Switch", "IN3R" },
  605. { "MIXINR", "PGA Switch", "INPGAR" },
  606. { "ADCL", NULL, "SYSCLK" },
  607. { "ADCL", NULL, "TOCLK" },
  608. { "ADCL", NULL, "MIXINL" },
  609. { "ADCR", NULL, "SYSCLK" },
  610. { "ADCR", NULL, "TOCLK" },
  611. { "ADCR", NULL, "MIXINR" },
  612. { "STL", "Left", "ADCL" },
  613. { "STL", "Right", "ADCR" },
  614. { "STR", "Left", "ADCL" },
  615. { "STR", "Right", "ADCR" },
  616. { "DACL", NULL, "SYSCLK" },
  617. { "DACL", NULL, "TOCLK" },
  618. { "DACL", NULL, "Beep" },
  619. { "DACL", NULL, "STL" },
  620. { "DACR", NULL, "SYSCLK" },
  621. { "DACR", NULL, "TOCLK" },
  622. { "DACR", NULL, "Beep" },
  623. { "DACR", NULL, "STR" },
  624. { "HPMIXL", "IN4L Switch", "IN4L" },
  625. { "HPMIXL", "IN4R Switch", "IN4R" },
  626. { "HPMIXL", "DACL Switch", "DACL" },
  627. { "HPMIXL", "DACR Switch", "DACR" },
  628. { "HPMIXL", "MIXINL Switch", "MIXINL" },
  629. { "HPMIXL", "MIXINR Switch", "MIXINR" },
  630. { "HPMIXR", "IN4L Switch", "IN4L" },
  631. { "HPMIXR", "IN4R Switch", "IN4R" },
  632. { "HPMIXR", "DACL Switch", "DACL" },
  633. { "HPMIXR", "DACR Switch", "DACR" },
  634. { "HPMIXR", "MIXINL Switch", "MIXINL" },
  635. { "HPMIXR", "MIXINR Switch", "MIXINR" },
  636. { "Left Bypass", NULL, "HPMIXL" },
  637. { "Left Bypass", NULL, "Class G" },
  638. { "Right Bypass", NULL, "HPMIXR" },
  639. { "Right Bypass", NULL, "Class G" },
  640. { "HPOUTL PGA", "Mixer", "Left Bypass" },
  641. { "HPOUTL PGA", "DAC", "DACL" },
  642. { "HPOUTR PGA", "Mixer", "Right Bypass" },
  643. { "HPOUTR PGA", "DAC", "DACR" },
  644. { "HPOUT", NULL, "HPOUTL PGA" },
  645. { "HPOUT", NULL, "HPOUTR PGA" },
  646. { "HPOUT", NULL, "Charge Pump" },
  647. { "HPOUT", NULL, "SYSCLK" },
  648. { "HPOUT", NULL, "TOCLK" },
  649. { "HPOUTL", NULL, "HPOUT" },
  650. { "HPOUTR", NULL, "HPOUT" },
  651. };
  652. static const struct snd_soc_dapm_route wm8962_spk_mono_intercon[] = {
  653. { "Speaker Mixer", "IN4L Switch", "IN4L" },
  654. { "Speaker Mixer", "IN4R Switch", "IN4R" },
  655. { "Speaker Mixer", "DACL Switch", "DACL" },
  656. { "Speaker Mixer", "DACR Switch", "DACR" },
  657. { "Speaker Mixer", "MIXINL Switch", "MIXINL" },
  658. { "Speaker Mixer", "MIXINR Switch", "MIXINR" },
  659. { "Speaker PGA", "Mixer", "Speaker Mixer" },
  660. { "Speaker PGA", "DAC", "DACL" },
  661. { "Speaker Output", NULL, "Speaker PGA" },
  662. { "Speaker Output", NULL, "SYSCLK" },
  663. { "Speaker Output", NULL, "TOCLK" },
  664. { "SPKOUT", NULL, "Speaker Output" },
  665. };
  666. static const struct snd_soc_dapm_route wm8962_spk_stereo_intercon[] = {
  667. { "SPKOUTL Mixer", "IN4L Switch", "IN4L" },
  668. { "SPKOUTL Mixer", "IN4R Switch", "IN4R" },
  669. { "SPKOUTL Mixer", "DACL Switch", "DACL" },
  670. { "SPKOUTL Mixer", "DACR Switch", "DACR" },
  671. { "SPKOUTL Mixer", "MIXINL Switch", "MIXINL" },
  672. { "SPKOUTL Mixer", "MIXINR Switch", "MIXINR" },
  673. { "SPKOUTR Mixer", "IN4L Switch", "IN4L" },
  674. { "SPKOUTR Mixer", "IN4R Switch", "IN4R" },
  675. { "SPKOUTR Mixer", "DACL Switch", "DACL" },
  676. { "SPKOUTR Mixer", "DACR Switch", "DACR" },
  677. { "SPKOUTR Mixer", "MIXINL Switch", "MIXINL" },
  678. { "SPKOUTR Mixer", "MIXINR Switch", "MIXINR" },
  679. { "SPKOUTL PGA", "Mixer", "SPKOUTL Mixer" },
  680. { "SPKOUTL PGA", "DAC", "DACL" },
  681. { "SPKOUTR PGA", "Mixer", "SPKOUTR Mixer" },
  682. { "SPKOUTR PGA", "DAC", "DACR" },
  683. { "SPKOUTL Output", NULL, "SPKOUTL PGA" },
  684. { "SPKOUTL Output", NULL, "SYSCLK" },
  685. { "SPKOUTL Output", NULL, "TOCLK" },
  686. { "SPKOUTR Output", NULL, "SPKOUTR PGA" },
  687. { "SPKOUTR Output", NULL, "SYSCLK" },
  688. { "SPKOUTR Output", NULL, "TOCLK" },
  689. { "SPKOUTL", NULL, "SPKOUTL Output" },
  690. { "SPKOUTR", NULL, "SPKOUTR Output" },
  691. };
  692. static int wm8962_add_widgets(struct snd_soc_codec *codec)
  693. {
  694. struct wm8962_pdata *pdata = dev_get_platdata(codec->dev);
  695. snd_soc_add_controls(codec, wm8962_snd_controls,
  696. ARRAY_SIZE(wm8962_snd_controls));
  697. if (pdata && pdata->spk_mono)
  698. snd_soc_add_controls(codec, wm8962_spk_mono_controls,
  699. ARRAY_SIZE(wm8962_spk_mono_controls));
  700. else
  701. snd_soc_add_controls(codec, wm8962_spk_stereo_controls,
  702. ARRAY_SIZE(wm8962_spk_stereo_controls));
  703. snd_soc_dapm_new_controls(codec, wm8962_dapm_widgets,
  704. ARRAY_SIZE(wm8962_dapm_widgets));
  705. if (pdata && pdata->spk_mono)
  706. snd_soc_dapm_new_controls(codec, wm8962_dapm_spk_mono_widgets,
  707. ARRAY_SIZE(wm8962_dapm_spk_mono_widgets));
  708. else
  709. snd_soc_dapm_new_controls(codec, wm8962_dapm_spk_stereo_widgets,
  710. ARRAY_SIZE(wm8962_dapm_spk_stereo_widgets));
  711. snd_soc_dapm_add_routes(codec, wm8962_intercon,
  712. ARRAY_SIZE(wm8962_intercon));
  713. if (pdata && pdata->spk_mono)
  714. snd_soc_dapm_add_routes(codec, wm8962_spk_mono_intercon,
  715. ARRAY_SIZE(wm8962_spk_mono_intercon));
  716. else
  717. snd_soc_dapm_add_routes(codec, wm8962_spk_stereo_intercon,
  718. ARRAY_SIZE(wm8962_spk_stereo_intercon));
  719. snd_soc_dapm_disable_pin(codec, "Beep");
  720. return 0;
  721. }
  722. static void wm8962_sync_cache(struct snd_soc_codec *codec)
  723. {
  724. struct wm8962_priv *wm8962 = snd_soc_codec_get_drvdata(codec);
  725. int i;
  726. if (!codec->cache_sync)
  727. return;
  728. dev_dbg(codec->dev, "Syncing cache\n");
  729. codec->cache_only = 0;
  730. /* Sync back cached values if they're different from the
  731. * hardware default.
  732. */
  733. for (i = 1; i < ARRAY_SIZE(wm8962->reg_cache); i++) {
  734. if (i == WM8962_SOFTWARE_RESET)
  735. continue;
  736. if (wm8962->reg_cache[i] == wm8962_reg[i])
  737. continue;
  738. snd_soc_write(codec, i, wm8962->reg_cache[i]);
  739. }
  740. codec->cache_sync = 0;
  741. }
  742. /* -1 for reserved values */
  743. static const int bclk_divs[] = {
  744. 1, -1, 2, 3, 4, -1, 6, 8, -1, 12, 16, 24, -1, 32, 32, 32
  745. };
  746. static void wm8962_configure_bclk(struct snd_soc_codec *codec)
  747. {
  748. struct wm8962_priv *wm8962 = snd_soc_codec_get_drvdata(codec);
  749. int dspclk, i;
  750. int clocking2 = 0;
  751. int aif2 = 0;
  752. /* If the CODEC is powered on we can configure BCLK */
  753. if (codec->bias_level != SND_SOC_BIAS_OFF) {
  754. dev_dbg(codec->dev, "Bias is off, can't configure BCLK\n");
  755. return;
  756. }
  757. if (!wm8962->bclk) {
  758. dev_dbg(codec->dev, "No BCLK rate configured\n");
  759. return;
  760. }
  761. dspclk = snd_soc_read(codec, WM8962_CLOCKING1);
  762. if (dspclk < 0) {
  763. dev_err(codec->dev, "Failed to read DSPCLK: %d\n", dspclk);
  764. return;
  765. }
  766. dspclk = (dspclk & WM8962_DSPCLK_DIV_MASK) >> WM8962_DSPCLK_DIV_SHIFT;
  767. switch (dspclk) {
  768. case 0:
  769. dspclk = wm8962->sysclk_rate;
  770. break;
  771. case 1:
  772. dspclk = wm8962->sysclk_rate / 2;
  773. break;
  774. case 2:
  775. dspclk = wm8962->sysclk_rate / 4;
  776. break;
  777. default:
  778. dev_warn(codec->dev, "Unknown DSPCLK divisor read back\n");
  779. dspclk = wm8962->sysclk;
  780. }
  781. dev_dbg(codec->dev, "DSPCLK is %dHz, BCLK %d\n", dspclk, wm8962->bclk);
  782. /* We're expecting an exact match */
  783. for (i = 0; i < ARRAY_SIZE(bclk_divs); i++) {
  784. if (bclk_divs[i] < 0)
  785. continue;
  786. if (dspclk / bclk_divs[i] == wm8962->bclk) {
  787. dev_dbg(codec->dev, "Selected BCLK_DIV %d for %dHz\n",
  788. bclk_divs[i], wm8962->bclk);
  789. clocking2 |= i;
  790. break;
  791. }
  792. }
  793. if (i == ARRAY_SIZE(bclk_divs)) {
  794. dev_err(codec->dev, "Unsupported BCLK ratio %d\n",
  795. dspclk / wm8962->bclk);
  796. return;
  797. }
  798. aif2 |= wm8962->bclk / wm8962->lrclk;
  799. dev_dbg(codec->dev, "Selected LRCLK divisor %d for %dHz\n",
  800. wm8962->bclk / wm8962->lrclk, wm8962->lrclk);
  801. snd_soc_update_bits(codec, WM8962_CLOCKING2,
  802. WM8962_BCLK_DIV_MASK, clocking2);
  803. snd_soc_update_bits(codec, WM8962_AUDIO_INTERFACE_2,
  804. WM8962_AIF_RATE_MASK, aif2);
  805. }
  806. static int wm8962_set_bias_level(struct snd_soc_codec *codec,
  807. enum snd_soc_bias_level level)
  808. {
  809. struct wm8962_priv *wm8962 = snd_soc_codec_get_drvdata(codec);
  810. int ret;
  811. if (level == codec->bias_level)
  812. return 0;
  813. switch (level) {
  814. case SND_SOC_BIAS_ON:
  815. break;
  816. case SND_SOC_BIAS_PREPARE:
  817. /* VMID 2*50k */
  818. snd_soc_update_bits(codec, WM8962_PWR_MGMT_1,
  819. WM8962_VMID_SEL_MASK, 0x80);
  820. break;
  821. case SND_SOC_BIAS_STANDBY:
  822. if (codec->bias_level == SND_SOC_BIAS_OFF) {
  823. ret = regulator_bulk_enable(ARRAY_SIZE(wm8962->supplies),
  824. wm8962->supplies);
  825. if (ret != 0) {
  826. dev_err(codec->dev,
  827. "Failed to enable supplies: %d\n",
  828. ret);
  829. return ret;
  830. }
  831. wm8962_sync_cache(codec);
  832. snd_soc_update_bits(codec, WM8962_ANTI_POP,
  833. WM8962_STARTUP_BIAS_ENA |
  834. WM8962_VMID_BUF_ENA,
  835. WM8962_STARTUP_BIAS_ENA |
  836. WM8962_VMID_BUF_ENA);
  837. /* Bias enable at 2*50k for ramp */
  838. snd_soc_update_bits(codec, WM8962_PWR_MGMT_1,
  839. WM8962_VMID_SEL_MASK |
  840. WM8962_BIAS_ENA,
  841. WM8962_BIAS_ENA | 0x180);
  842. msleep(5);
  843. snd_soc_update_bits(codec, WM8962_CLOCKING2,
  844. WM8962_CLKREG_OVD,
  845. WM8962_CLKREG_OVD);
  846. wm8962_configure_bclk(codec);
  847. }
  848. /* VMID 2*250k */
  849. snd_soc_update_bits(codec, WM8962_PWR_MGMT_1,
  850. WM8962_VMID_SEL_MASK, 0x100);
  851. break;
  852. case SND_SOC_BIAS_OFF:
  853. snd_soc_update_bits(codec, WM8962_PWR_MGMT_1,
  854. WM8962_VMID_SEL_MASK | WM8962_BIAS_ENA, 0);
  855. snd_soc_update_bits(codec, WM8962_ANTI_POP,
  856. WM8962_STARTUP_BIAS_ENA |
  857. WM8962_VMID_BUF_ENA, 0);
  858. regulator_bulk_disable(ARRAY_SIZE(wm8962->supplies),
  859. wm8962->supplies);
  860. break;
  861. }
  862. codec->bias_level = level;
  863. return 0;
  864. }
  865. static const struct {
  866. int rate;
  867. int reg;
  868. } sr_vals[] = {
  869. { 48000, 0 },
  870. { 44100, 0 },
  871. { 32000, 1 },
  872. { 22050, 2 },
  873. { 24000, 2 },
  874. { 16000, 3 },
  875. { 11025, 4 },
  876. { 12000, 4 },
  877. { 8000, 5 },
  878. { 88200, 6 },
  879. { 96000, 6 },
  880. };
  881. static const int sysclk_rates[] = {
  882. 64, 128, 192, 256, 384, 512, 768, 1024, 1408, 1536,
  883. };
  884. static int wm8962_hw_params(struct snd_pcm_substream *substream,
  885. struct snd_pcm_hw_params *params,
  886. struct snd_soc_dai *dai)
  887. {
  888. struct snd_soc_pcm_runtime *rtd = substream->private_data;
  889. struct snd_soc_device *socdev = rtd->socdev;
  890. struct snd_soc_codec *codec = socdev->card->codec;
  891. struct wm8962_priv *wm8962 = snd_soc_codec_get_drvdata(codec);
  892. int rate = params_rate(params);
  893. int i;
  894. int aif0 = 0;
  895. int adctl3 = 0;
  896. int clocking4 = 0;
  897. wm8962->bclk = snd_soc_params_to_bclk(params);
  898. wm8962->lrclk = params_rate(params);
  899. for (i = 0; i < ARRAY_SIZE(sr_vals); i++) {
  900. if (sr_vals[i].rate == rate) {
  901. adctl3 |= sr_vals[i].reg;
  902. break;
  903. }
  904. }
  905. if (i == ARRAY_SIZE(sr_vals)) {
  906. dev_err(codec->dev, "Unsupported rate %dHz\n", rate);
  907. return -EINVAL;
  908. }
  909. if (rate % 8000 == 0)
  910. adctl3 |= WM8962_SAMPLE_RATE_INT_MODE;
  911. for (i = 0; i < ARRAY_SIZE(sysclk_rates); i++) {
  912. if (sysclk_rates[i] == wm8962->sysclk_rate / rate) {
  913. clocking4 |= i << WM8962_SYSCLK_RATE_SHIFT;
  914. break;
  915. }
  916. }
  917. if (i == ARRAY_SIZE(sysclk_rates)) {
  918. dev_err(codec->dev, "Unsupported sysclk ratio %d\n",
  919. wm8962->sysclk_rate / rate);
  920. return -EINVAL;
  921. }
  922. switch (params_format(params)) {
  923. case SNDRV_PCM_FORMAT_S16_LE:
  924. break;
  925. case SNDRV_PCM_FORMAT_S20_3LE:
  926. aif0 |= 0x40;
  927. break;
  928. case SNDRV_PCM_FORMAT_S24_LE:
  929. aif0 |= 0x80;
  930. break;
  931. case SNDRV_PCM_FORMAT_S32_LE:
  932. aif0 |= 0xc0;
  933. break;
  934. default:
  935. return -EINVAL;
  936. }
  937. snd_soc_update_bits(codec, WM8962_AUDIO_INTERFACE_0,
  938. WM8962_WL_MASK, aif0);
  939. snd_soc_update_bits(codec, WM8962_ADDITIONAL_CONTROL_3,
  940. WM8962_SAMPLE_RATE_INT_MODE |
  941. WM8962_SAMPLE_RATE_MASK, adctl3);
  942. snd_soc_update_bits(codec, WM8962_CLOCKING_4,
  943. WM8962_SYSCLK_RATE_MASK, clocking4);
  944. wm8962_configure_bclk(codec);
  945. return 0;
  946. }
  947. static int wm8962_set_dai_sysclk(struct snd_soc_dai *dai, int clk_id,
  948. unsigned int freq, int dir)
  949. {
  950. struct snd_soc_codec *codec = dai->codec;
  951. struct wm8962_priv *wm8962 = snd_soc_codec_get_drvdata(codec);
  952. int src;
  953. switch (clk_id) {
  954. case WM8962_SYSCLK_MCLK:
  955. wm8962->sysclk = WM8962_SYSCLK_MCLK;
  956. src = 0;
  957. break;
  958. case WM8962_SYSCLK_FLL:
  959. wm8962->sysclk = WM8962_SYSCLK_FLL;
  960. src = 1 << WM8962_SYSCLK_SRC_SHIFT;
  961. WARN_ON(freq != wm8962->fll_fout);
  962. break;
  963. default:
  964. return -EINVAL;
  965. }
  966. snd_soc_update_bits(codec, WM8962_CLOCKING2, WM8962_SYSCLK_SRC_MASK,
  967. src);
  968. wm8962->sysclk_rate = freq;
  969. return 0;
  970. }
  971. static int wm8962_set_dai_fmt(struct snd_soc_dai *dai, unsigned int fmt)
  972. {
  973. struct snd_soc_codec *codec = dai->codec;
  974. int aif0 = 0;
  975. switch (fmt & SND_SOC_DAIFMT_FORMAT_MASK) {
  976. case SND_SOC_DAIFMT_DSP_A:
  977. aif0 |= WM8962_LRCLK_INV;
  978. case SND_SOC_DAIFMT_DSP_B:
  979. aif0 |= 3;
  980. switch (fmt & SND_SOC_DAIFMT_INV_MASK) {
  981. case SND_SOC_DAIFMT_NB_NF:
  982. case SND_SOC_DAIFMT_IB_NF:
  983. break;
  984. default:
  985. return -EINVAL;
  986. }
  987. break;
  988. case SND_SOC_DAIFMT_RIGHT_J:
  989. break;
  990. case SND_SOC_DAIFMT_LEFT_J:
  991. aif0 |= 1;
  992. break;
  993. case SND_SOC_DAIFMT_I2S:
  994. aif0 |= 2;
  995. break;
  996. default:
  997. return -EINVAL;
  998. }
  999. switch (fmt & SND_SOC_DAIFMT_INV_MASK) {
  1000. case SND_SOC_DAIFMT_NB_NF:
  1001. break;
  1002. case SND_SOC_DAIFMT_IB_NF:
  1003. aif0 |= WM8962_BCLK_INV;
  1004. break;
  1005. case SND_SOC_DAIFMT_NB_IF:
  1006. aif0 |= WM8962_LRCLK_INV;
  1007. break;
  1008. case SND_SOC_DAIFMT_IB_IF:
  1009. aif0 |= WM8962_BCLK_INV | WM8962_LRCLK_INV;
  1010. break;
  1011. default:
  1012. return -EINVAL;
  1013. }
  1014. switch (fmt & SND_SOC_DAIFMT_MASTER_MASK) {
  1015. case SND_SOC_DAIFMT_CBM_CFM:
  1016. aif0 |= WM8962_MSTR;
  1017. break;
  1018. case SND_SOC_DAIFMT_CBS_CFS:
  1019. break;
  1020. default:
  1021. return -EINVAL;
  1022. }
  1023. snd_soc_update_bits(codec, WM8962_AUDIO_INTERFACE_0,
  1024. WM8962_FMT_MASK | WM8962_BCLK_INV | WM8962_MSTR |
  1025. WM8962_LRCLK_INV, aif0);
  1026. return 0;
  1027. }
  1028. struct _fll_div {
  1029. u16 fll_fratio;
  1030. u16 fll_outdiv;
  1031. u16 fll_refclk_div;
  1032. u16 n;
  1033. u16 theta;
  1034. u16 lambda;
  1035. };
  1036. /* The size in bits of the FLL divide multiplied by 10
  1037. * to allow rounding later */
  1038. #define FIXED_FLL_SIZE ((1 << 16) * 10)
  1039. static struct {
  1040. unsigned int min;
  1041. unsigned int max;
  1042. u16 fll_fratio;
  1043. int ratio;
  1044. } fll_fratios[] = {
  1045. { 0, 64000, 4, 16 },
  1046. { 64000, 128000, 3, 8 },
  1047. { 128000, 256000, 2, 4 },
  1048. { 256000, 1000000, 1, 2 },
  1049. { 1000000, 13500000, 0, 1 },
  1050. };
  1051. static int fll_factors(struct _fll_div *fll_div, unsigned int Fref,
  1052. unsigned int Fout)
  1053. {
  1054. unsigned int target;
  1055. unsigned int div;
  1056. unsigned int fratio, gcd_fll;
  1057. int i;
  1058. /* Fref must be <=13.5MHz */
  1059. div = 1;
  1060. fll_div->fll_refclk_div = 0;
  1061. while ((Fref / div) > 13500000) {
  1062. div *= 2;
  1063. fll_div->fll_refclk_div++;
  1064. if (div > 4) {
  1065. pr_err("Can't scale %dMHz input down to <=13.5MHz\n",
  1066. Fref);
  1067. return -EINVAL;
  1068. }
  1069. }
  1070. pr_debug("FLL Fref=%u Fout=%u\n", Fref, Fout);
  1071. /* Apply the division for our remaining calculations */
  1072. Fref /= div;
  1073. /* Fvco should be 90-100MHz; don't check the upper bound */
  1074. div = 2;
  1075. while (Fout * div < 90000000) {
  1076. div++;
  1077. if (div > 64) {
  1078. pr_err("Unable to find FLL_OUTDIV for Fout=%uHz\n",
  1079. Fout);
  1080. return -EINVAL;
  1081. }
  1082. }
  1083. target = Fout * div;
  1084. fll_div->fll_outdiv = div - 1;
  1085. pr_debug("FLL Fvco=%dHz\n", target);
  1086. /* Find an appropraite FLL_FRATIO and factor it out of the target */
  1087. for (i = 0; i < ARRAY_SIZE(fll_fratios); i++) {
  1088. if (fll_fratios[i].min <= Fref && Fref <= fll_fratios[i].max) {
  1089. fll_div->fll_fratio = fll_fratios[i].fll_fratio;
  1090. fratio = fll_fratios[i].ratio;
  1091. break;
  1092. }
  1093. }
  1094. if (i == ARRAY_SIZE(fll_fratios)) {
  1095. pr_err("Unable to find FLL_FRATIO for Fref=%uHz\n", Fref);
  1096. return -EINVAL;
  1097. }
  1098. fll_div->n = target / (fratio * Fref);
  1099. if (target % Fref == 0) {
  1100. fll_div->theta = 0;
  1101. fll_div->lambda = 0;
  1102. } else {
  1103. gcd_fll = gcd(target, fratio * Fref);
  1104. fll_div->theta = (target - (fll_div->n * fratio * Fref))
  1105. / gcd_fll;
  1106. fll_div->lambda = (fratio * Fref) / gcd_fll;
  1107. }
  1108. pr_debug("FLL N=%x THETA=%x LAMBDA=%x\n",
  1109. fll_div->n, fll_div->theta, fll_div->lambda);
  1110. pr_debug("FLL_FRATIO=%x FLL_OUTDIV=%x FLL_REFCLK_DIV=%x\n",
  1111. fll_div->fll_fratio, fll_div->fll_outdiv,
  1112. fll_div->fll_refclk_div);
  1113. return 0;
  1114. }
  1115. static int wm8962_set_fll(struct snd_soc_dai *dai, int fll_id, int source,
  1116. unsigned int Fref, unsigned int Fout)
  1117. {
  1118. struct snd_soc_codec *codec = dai->codec;
  1119. struct wm8962_priv *wm8962 = snd_soc_codec_get_drvdata(codec);
  1120. struct _fll_div fll_div;
  1121. int ret;
  1122. int fll1 = snd_soc_read(codec, WM8962_FLL_CONTROL_1);
  1123. /* Any change? */
  1124. if (source == wm8962->fll_src && Fref == wm8962->fll_fref &&
  1125. Fout == wm8962->fll_fout)
  1126. return 0;
  1127. if (Fout == 0) {
  1128. dev_dbg(codec->dev, "FLL disabled\n");
  1129. wm8962->fll_fref = 0;
  1130. wm8962->fll_fout = 0;
  1131. snd_soc_update_bits(codec, WM8962_FLL_CONTROL_1,
  1132. WM8962_FLL_ENA, 0);
  1133. return 0;
  1134. }
  1135. ret = fll_factors(&fll_div, Fref, Fout);
  1136. if (ret != 0)
  1137. return ret;
  1138. switch (fll_id) {
  1139. case WM8962_FLL_MCLK:
  1140. case WM8962_FLL_BCLK:
  1141. case WM8962_FLL_OSC:
  1142. fll1 |= (fll_id - 1) << WM8962_FLL_REFCLK_SRC_SHIFT;
  1143. break;
  1144. case WM8962_FLL_INT:
  1145. snd_soc_update_bits(codec, WM8962_FLL_CONTROL_1,
  1146. WM8962_FLL_OSC_ENA, WM8962_FLL_OSC_ENA);
  1147. snd_soc_update_bits(codec, WM8962_FLL_CONTROL_5,
  1148. WM8962_FLL_FRC_NCO, WM8962_FLL_FRC_NCO);
  1149. break;
  1150. default:
  1151. dev_err(codec->dev, "Unknown FLL source %d\n", ret);
  1152. return -EINVAL;
  1153. }
  1154. if (fll_div.theta || fll_div.lambda)
  1155. fll1 |= WM8962_FLL_FRAC;
  1156. /* Stop the FLL while we reconfigure */
  1157. snd_soc_update_bits(codec, WM8962_FLL_CONTROL_1, WM8962_FLL_ENA, 0);
  1158. snd_soc_update_bits(codec, WM8962_FLL_CONTROL_2,
  1159. WM8962_FLL_OUTDIV_MASK |
  1160. WM8962_FLL_REFCLK_DIV_MASK,
  1161. (fll_div.fll_outdiv << WM8962_FLL_OUTDIV_SHIFT) |
  1162. (fll_div.fll_refclk_div));
  1163. snd_soc_update_bits(codec, WM8962_FLL_CONTROL_3,
  1164. WM8962_FLL_FRATIO_MASK, fll_div.fll_fratio);
  1165. snd_soc_write(codec, WM8962_FLL_CONTROL_6, fll_div.theta);
  1166. snd_soc_write(codec, WM8962_FLL_CONTROL_7, fll_div.lambda);
  1167. snd_soc_write(codec, WM8962_FLL_CONTROL_8, fll_div.n);
  1168. snd_soc_update_bits(codec, WM8962_FLL_CONTROL_1,
  1169. WM8962_FLL_FRAC | WM8962_FLL_REFCLK_SRC_MASK |
  1170. WM8962_FLL_ENA, fll1);
  1171. dev_dbg(codec->dev, "FLL configured for %dHz->%dHz\n", Fref, Fout);
  1172. wm8962->fll_fref = Fref;
  1173. wm8962->fll_fout = Fout;
  1174. wm8962->fll_src = source;
  1175. return 0;
  1176. }
  1177. static int wm8962_mute(struct snd_soc_dai *dai, int mute)
  1178. {
  1179. struct snd_soc_codec *codec = dai->codec;
  1180. int val;
  1181. if (mute)
  1182. val = WM8962_DAC_MUTE;
  1183. else
  1184. val = 0;
  1185. return snd_soc_update_bits(codec, WM8962_ADC_DAC_CONTROL_1,
  1186. WM8962_DAC_MUTE, val);
  1187. }
  1188. #define WM8962_RATES SNDRV_PCM_RATE_8000_96000
  1189. #define WM8962_FORMATS (SNDRV_PCM_FMTBIT_S16_LE | SNDRV_PCM_FMTBIT_S20_3LE |\
  1190. SNDRV_PCM_FMTBIT_S24_LE | SNDRV_PCM_FMTBIT_S32_LE)
  1191. static struct snd_soc_dai_ops wm8962_dai_ops = {
  1192. .hw_params = wm8962_hw_params,
  1193. .set_sysclk = wm8962_set_dai_sysclk,
  1194. .set_fmt = wm8962_set_dai_fmt,
  1195. .set_pll = wm8962_set_fll,
  1196. .digital_mute = wm8962_mute,
  1197. };
  1198. struct snd_soc_dai wm8962_dai = {
  1199. .name = "WM8962",
  1200. .playback = {
  1201. .stream_name = "Playback",
  1202. .channels_min = 2,
  1203. .channels_max = 2,
  1204. .rates = WM8962_RATES,
  1205. .formats = WM8962_FORMATS,
  1206. },
  1207. .capture = {
  1208. .stream_name = "Capture",
  1209. .channels_min = 2,
  1210. .channels_max = 2,
  1211. .rates = WM8962_RATES,
  1212. .formats = WM8962_FORMATS,
  1213. },
  1214. .ops = &wm8962_dai_ops,
  1215. .symmetric_rates = 1,
  1216. };
  1217. EXPORT_SYMBOL_GPL(wm8962_dai);
  1218. static int wm8962_probe(struct platform_device *pdev)
  1219. {
  1220. struct snd_soc_device *socdev = platform_get_drvdata(pdev);
  1221. struct snd_soc_codec *codec;
  1222. int ret = 0;
  1223. if (wm8962_codec == NULL) {
  1224. dev_err(&pdev->dev, "Codec device not registered\n");
  1225. return -ENODEV;
  1226. }
  1227. socdev->card->codec = wm8962_codec;
  1228. codec = wm8962_codec;
  1229. /* register pcms */
  1230. ret = snd_soc_new_pcms(socdev, SNDRV_DEFAULT_IDX1, SNDRV_DEFAULT_STR1);
  1231. if (ret < 0) {
  1232. dev_err(codec->dev, "failed to create pcms: %d\n", ret);
  1233. goto pcm_err;
  1234. }
  1235. wm8962_add_widgets(codec);
  1236. return ret;
  1237. pcm_err:
  1238. return ret;
  1239. }
  1240. static int wm8962_remove(struct platform_device *pdev)
  1241. {
  1242. struct snd_soc_device *socdev = platform_get_drvdata(pdev);
  1243. snd_soc_free_pcms(socdev);
  1244. snd_soc_dapm_free(socdev);
  1245. return 0;
  1246. }
  1247. #ifdef CONFIG_PM
  1248. static int wm8962_resume(struct platform_device *pdev)
  1249. {
  1250. struct snd_soc_device *socdev = platform_get_drvdata(pdev);
  1251. struct snd_soc_codec *codec = socdev->card->codec;
  1252. struct wm8962_priv *wm8962 = snd_soc_codec_get_drvdata(codec);
  1253. u16 *reg_cache = codec->reg_cache;
  1254. int i;
  1255. /* Restore the registers */
  1256. for (i = 1; i < ARRAY_SIZE(wm8962->reg_cache); i++) {
  1257. switch (i) {
  1258. case WM8962_SOFTWARE_RESET:
  1259. continue;
  1260. default:
  1261. break;
  1262. }
  1263. if (reg_cache[i] != wm8962_reg[i])
  1264. snd_soc_write(codec, i, reg_cache[i]);
  1265. }
  1266. return 0;
  1267. }
  1268. #else
  1269. #define wm8962_resume NULL
  1270. #endif
  1271. struct snd_soc_codec_device soc_codec_dev_wm8962 = {
  1272. .probe = wm8962_probe,
  1273. .remove = wm8962_remove,
  1274. .resume = wm8962_resume,
  1275. };
  1276. EXPORT_SYMBOL_GPL(soc_codec_dev_wm8962);
  1277. #if defined(CONFIG_INPUT) || defined(CONFIG_INPUT_MODULE)
  1278. static int beep_rates[] = {
  1279. 500, 1000, 2000, 4000,
  1280. };
  1281. static void wm8962_beep_work(struct work_struct *work)
  1282. {
  1283. struct wm8962_priv *wm8962 =
  1284. container_of(work, struct wm8962_priv, beep_work);
  1285. struct snd_soc_codec *codec = &wm8962->codec;
  1286. int i;
  1287. int reg = 0;
  1288. int best = 0;
  1289. if (wm8962->beep_rate) {
  1290. for (i = 0; i < ARRAY_SIZE(beep_rates); i++) {
  1291. if (abs(wm8962->beep_rate - beep_rates[i]) <
  1292. abs(wm8962->beep_rate - beep_rates[best]))
  1293. best = i;
  1294. }
  1295. dev_dbg(codec->dev, "Set beep rate %dHz for requested %dHz\n",
  1296. beep_rates[best], wm8962->beep_rate);
  1297. reg = WM8962_BEEP_ENA | (best << WM8962_BEEP_RATE_SHIFT);
  1298. snd_soc_dapm_enable_pin(codec, "Beep");
  1299. } else {
  1300. dev_dbg(codec->dev, "Disabling beep\n");
  1301. snd_soc_dapm_disable_pin(codec, "Beep");
  1302. }
  1303. snd_soc_update_bits(codec, WM8962_BEEP_GENERATOR_1,
  1304. WM8962_BEEP_ENA | WM8962_BEEP_RATE_MASK, reg);
  1305. snd_soc_dapm_sync(codec);
  1306. }
  1307. /* For usability define a way of injecting beep events for the device -
  1308. * many systems will not have a keyboard.
  1309. */
  1310. static int wm8962_beep_event(struct input_dev *dev, unsigned int type,
  1311. unsigned int code, int hz)
  1312. {
  1313. struct snd_soc_codec *codec = input_get_drvdata(dev);
  1314. struct wm8962_priv *wm8962 = snd_soc_codec_get_drvdata(codec);
  1315. dev_dbg(codec->dev, "Beep event %x %x\n", code, hz);
  1316. switch (code) {
  1317. case SND_BELL:
  1318. if (hz)
  1319. hz = 1000;
  1320. case SND_TONE:
  1321. break;
  1322. default:
  1323. return -1;
  1324. }
  1325. /* Kick the beep from a workqueue */
  1326. wm8962->beep_rate = hz;
  1327. schedule_work(&wm8962->beep_work);
  1328. return 0;
  1329. }
  1330. static ssize_t wm8962_beep_set(struct device *dev,
  1331. struct device_attribute *attr,
  1332. const char *buf, size_t count)
  1333. {
  1334. struct wm8962_priv *wm8962 = dev_get_drvdata(dev);
  1335. long int time;
  1336. strict_strtol(buf, 10, &time);
  1337. input_event(wm8962->beep, EV_SND, SND_TONE, time);
  1338. return count;
  1339. }
  1340. static DEVICE_ATTR(beep, 0200, NULL, wm8962_beep_set);
  1341. static void wm8962_init_beep(struct snd_soc_codec *codec)
  1342. {
  1343. struct wm8962_priv *wm8962 = snd_soc_codec_get_drvdata(codec);
  1344. int ret;
  1345. wm8962->beep = input_allocate_device();
  1346. if (!wm8962->beep) {
  1347. dev_err(codec->dev, "Failed to allocate beep device\n");
  1348. return;
  1349. }
  1350. INIT_WORK(&wm8962->beep_work, wm8962_beep_work);
  1351. wm8962->beep_rate = 0;
  1352. wm8962->beep->name = "WM8962 Beep Generator";
  1353. wm8962->beep->phys = dev_name(codec->dev);
  1354. wm8962->beep->id.bustype = BUS_I2C;
  1355. wm8962->beep->evbit[0] = BIT_MASK(EV_SND);
  1356. wm8962->beep->sndbit[0] = BIT_MASK(SND_BELL) | BIT_MASK(SND_TONE);
  1357. wm8962->beep->event = wm8962_beep_event;
  1358. wm8962->beep->dev.parent = codec->dev;
  1359. input_set_drvdata(wm8962->beep, codec);
  1360. ret = input_register_device(wm8962->beep);
  1361. if (ret != 0) {
  1362. input_free_device(wm8962->beep);
  1363. wm8962->beep = NULL;
  1364. dev_err(codec->dev, "Failed to register beep device\n");
  1365. }
  1366. ret = device_create_file(codec->dev, &dev_attr_beep);
  1367. if (ret != 0) {
  1368. dev_err(codec->dev, "Failed to create keyclick file: %d\n",
  1369. ret);
  1370. }
  1371. }
  1372. static void wm8962_free_beep(struct snd_soc_codec *codec)
  1373. {
  1374. struct wm8962_priv *wm8962 = snd_soc_codec_get_drvdata(codec);
  1375. device_remove_file(codec->dev, &dev_attr_beep);
  1376. input_unregister_device(wm8962->beep);
  1377. cancel_work_sync(&wm8962->beep_work);
  1378. wm8962->beep = NULL;
  1379. snd_soc_update_bits(codec, WM8962_BEEP_GENERATOR_1, WM8962_BEEP_ENA,0);
  1380. }
  1381. #else
  1382. static void wm8962_init_beep(struct snd_soc_codec *codec)
  1383. {
  1384. }
  1385. static void wm8962_free_beep(struct snd_soc_codec *codec)
  1386. {
  1387. }
  1388. #endif
  1389. static int wm8962_register(struct wm8962_priv *wm8962,
  1390. enum snd_soc_control_type control)
  1391. {
  1392. int ret;
  1393. struct snd_soc_codec *codec = &wm8962->codec;
  1394. struct wm8962_pdata *pdata = dev_get_platdata(codec->dev);
  1395. int i;
  1396. if (wm8962_codec) {
  1397. dev_err(codec->dev, "Another WM8962 is registered\n");
  1398. return -EINVAL;
  1399. }
  1400. mutex_init(&codec->mutex);
  1401. INIT_LIST_HEAD(&codec->dapm_widgets);
  1402. INIT_LIST_HEAD(&codec->dapm_paths);
  1403. snd_soc_codec_set_drvdata(codec, wm8962);
  1404. codec->name = "WM8962";
  1405. codec->owner = THIS_MODULE;
  1406. codec->bias_level = SND_SOC_BIAS_OFF;
  1407. codec->set_bias_level = wm8962_set_bias_level;
  1408. codec->dai = &wm8962_dai;
  1409. codec->num_dai = 1;
  1410. codec->reg_cache_size = WM8962_MAX_REGISTER;
  1411. codec->reg_cache = &wm8962->reg_cache;
  1412. codec->volatile_register = wm8962_volatile_register;
  1413. codec->cache_sync = 1;
  1414. codec->idle_bias_off = 1;
  1415. codec->readable_register = wm8962_readable;
  1416. memcpy(codec->reg_cache, wm8962_reg, sizeof(wm8962_reg));
  1417. ret = snd_soc_codec_set_cache_io(codec, 16, 16, control);
  1418. if (ret != 0) {
  1419. dev_err(codec->dev, "Failed to set cache I/O: %d\n", ret);
  1420. goto err;
  1421. }
  1422. for (i = 0; i < ARRAY_SIZE(wm8962->supplies); i++)
  1423. wm8962->supplies[i].supply = wm8962_supply_names[i];
  1424. ret = regulator_bulk_get(codec->dev, ARRAY_SIZE(wm8962->supplies),
  1425. wm8962->supplies);
  1426. if (ret != 0) {
  1427. dev_err(codec->dev, "Failed to request supplies: %d\n", ret);
  1428. goto err;
  1429. }
  1430. wm8962->disable_nb[0].notifier_call = wm8962_regulator_event_0;
  1431. wm8962->disable_nb[1].notifier_call = wm8962_regulator_event_1;
  1432. wm8962->disable_nb[2].notifier_call = wm8962_regulator_event_2;
  1433. wm8962->disable_nb[3].notifier_call = wm8962_regulator_event_3;
  1434. wm8962->disable_nb[4].notifier_call = wm8962_regulator_event_4;
  1435. wm8962->disable_nb[5].notifier_call = wm8962_regulator_event_5;
  1436. wm8962->disable_nb[6].notifier_call = wm8962_regulator_event_6;
  1437. wm8962->disable_nb[7].notifier_call = wm8962_regulator_event_7;
  1438. /* This should really be moved into the regulator core */
  1439. for (i = 0; i < ARRAY_SIZE(wm8962->supplies); i++) {
  1440. ret = regulator_register_notifier(wm8962->supplies[i].consumer,
  1441. &wm8962->disable_nb[i]);
  1442. if (ret != 0) {
  1443. dev_err(codec->dev,
  1444. "Failed to register regulator notifier: %d\n",
  1445. ret);
  1446. }
  1447. }
  1448. ret = regulator_bulk_enable(ARRAY_SIZE(wm8962->supplies),
  1449. wm8962->supplies);
  1450. if (ret != 0) {
  1451. dev_err(codec->dev, "Failed to enable supplies: %d\n", ret);
  1452. goto err_get;
  1453. }
  1454. ret = snd_soc_read(codec, WM8962_SOFTWARE_RESET);
  1455. if (ret < 0) {
  1456. dev_err(codec->dev, "Failed to read ID register\n");
  1457. goto err_enable;
  1458. }
  1459. if (ret != wm8962_reg[WM8962_SOFTWARE_RESET]) {
  1460. dev_err(codec->dev, "Device is not a WM8962, ID %x != %x\n",
  1461. ret, wm8962_reg[WM8962_SOFTWARE_RESET]);
  1462. ret = -EINVAL;
  1463. goto err_enable;
  1464. }
  1465. ret = snd_soc_read(codec, WM8962_RIGHT_INPUT_VOLUME);
  1466. if (ret < 0) {
  1467. dev_err(codec->dev, "Failed to read device revision: %d\n",
  1468. ret);
  1469. goto err_enable;
  1470. }
  1471. dev_info(codec->dev, "customer id %x revision %c\n",
  1472. (ret & WM8962_CUST_ID_MASK) >> WM8962_CUST_ID_SHIFT,
  1473. ((ret & WM8962_CHIP_REV_MASK) >> WM8962_CHIP_REV_SHIFT)
  1474. + 'A');
  1475. ret = wm8962_reset(codec);
  1476. if (ret < 0) {
  1477. dev_err(codec->dev, "Failed to issue reset\n");
  1478. goto err_enable;
  1479. }
  1480. /* SYSCLK defaults to on; make sure it is off so we can safely
  1481. * write to registers if the device is declocked.
  1482. */
  1483. snd_soc_update_bits(codec, WM8962_CLOCKING2, WM8962_SYSCLK_ENA, 0);
  1484. regulator_bulk_disable(ARRAY_SIZE(wm8962->supplies), wm8962->supplies);
  1485. if (pdata) {
  1486. /* Apply static configuration for GPIOs */
  1487. for (i = 0; i < ARRAY_SIZE(pdata->gpio_init); i++)
  1488. if (pdata->gpio_init[i])
  1489. snd_soc_write(codec, 0x200 + i,
  1490. pdata->gpio_init[i] & 0xffff);
  1491. /* Put the speakers into mono mode? */
  1492. if (pdata->spk_mono)
  1493. wm8962->reg_cache[WM8962_CLASS_D_CONTROL_2]
  1494. |= WM8962_SPK_MONO;
  1495. }
  1496. /* Latch volume update bits */
  1497. wm8962->reg_cache[WM8962_LEFT_INPUT_VOLUME] |= WM8962_IN_VU;
  1498. wm8962->reg_cache[WM8962_RIGHT_INPUT_VOLUME] |= WM8962_IN_VU;
  1499. wm8962->reg_cache[WM8962_LEFT_ADC_VOLUME] |= WM8962_ADC_VU;
  1500. wm8962->reg_cache[WM8962_RIGHT_ADC_VOLUME] |= WM8962_ADC_VU;
  1501. wm8962->reg_cache[WM8962_LEFT_DAC_VOLUME] |= WM8962_DAC_VU;
  1502. wm8962->reg_cache[WM8962_RIGHT_DAC_VOLUME] |= WM8962_DAC_VU;
  1503. wm8962->reg_cache[WM8962_SPKOUTL_VOLUME] |= WM8962_SPKOUT_VU;
  1504. wm8962->reg_cache[WM8962_SPKOUTR_VOLUME] |= WM8962_SPKOUT_VU;
  1505. wm8962->reg_cache[WM8962_HPOUTL_VOLUME] |= WM8962_HPOUT_VU;
  1506. wm8962->reg_cache[WM8962_HPOUTR_VOLUME] |= WM8962_HPOUT_VU;
  1507. wm8962_dai.dev = codec->dev;
  1508. wm8962_codec = codec;
  1509. ret = snd_soc_register_codec(codec);
  1510. if (ret != 0) {
  1511. dev_err(codec->dev, "Failed to register codec: %d\n", ret);
  1512. return ret;
  1513. }
  1514. ret = snd_soc_register_dai(&wm8962_dai);
  1515. if (ret != 0) {
  1516. dev_err(codec->dev, "Failed to register DAI: %d\n", ret);
  1517. snd_soc_unregister_codec(codec);
  1518. return ret;
  1519. }
  1520. wm8962_init_beep(codec);
  1521. return 0;
  1522. err_enable:
  1523. regulator_bulk_disable(ARRAY_SIZE(wm8962->supplies), wm8962->supplies);
  1524. err_get:
  1525. regulator_bulk_free(ARRAY_SIZE(wm8962->supplies), wm8962->supplies);
  1526. err:
  1527. kfree(wm8962);
  1528. return ret;
  1529. }
  1530. static void wm8962_unregister(struct wm8962_priv *wm8962)
  1531. {
  1532. int i;
  1533. wm8962_free_beep(&wm8962->codec);
  1534. wm8962_set_bias_level(&wm8962->codec, SND_SOC_BIAS_OFF);
  1535. for (i = 0; i < ARRAY_SIZE(wm8962->supplies); i++)
  1536. regulator_unregister_notifier(wm8962->supplies[i].consumer,
  1537. &wm8962->disable_nb[i]);
  1538. regulator_bulk_free(ARRAY_SIZE(wm8962->supplies), wm8962->supplies);
  1539. snd_soc_unregister_dai(&wm8962_dai);
  1540. snd_soc_unregister_codec(&wm8962->codec);
  1541. kfree(wm8962);
  1542. wm8962_codec = NULL;
  1543. }
  1544. #if defined(CONFIG_I2C) || defined(CONFIG_I2C_MODULE)
  1545. static __devinit int wm8962_i2c_probe(struct i2c_client *i2c,
  1546. const struct i2c_device_id *id)
  1547. {
  1548. struct wm8962_priv *wm8962;
  1549. struct snd_soc_codec *codec;
  1550. wm8962 = kzalloc(sizeof(struct wm8962_priv), GFP_KERNEL);
  1551. if (wm8962 == NULL)
  1552. return -ENOMEM;
  1553. codec = &wm8962->codec;
  1554. codec->hw_write = (hw_write_t)i2c_master_send;
  1555. i2c_set_clientdata(i2c, wm8962);
  1556. codec->control_data = i2c;
  1557. codec->dev = &i2c->dev;
  1558. return wm8962_register(wm8962, SND_SOC_I2C);
  1559. }
  1560. static __devexit int wm8962_i2c_remove(struct i2c_client *client)
  1561. {
  1562. struct wm8962_priv *wm8962 = i2c_get_clientdata(client);
  1563. wm8962_unregister(wm8962);
  1564. return 0;
  1565. }
  1566. static const struct i2c_device_id wm8962_i2c_id[] = {
  1567. { "wm8962", 0 },
  1568. { }
  1569. };
  1570. MODULE_DEVICE_TABLE(i2c, wm8962_i2c_id);
  1571. static struct i2c_driver wm8962_i2c_driver = {
  1572. .driver = {
  1573. .name = "WM8962",
  1574. .owner = THIS_MODULE,
  1575. },
  1576. .probe = wm8962_i2c_probe,
  1577. .remove = __devexit_p(wm8962_i2c_remove),
  1578. .id_table = wm8962_i2c_id,
  1579. };
  1580. #endif
  1581. static int __init wm8962_modinit(void)
  1582. {
  1583. int ret;
  1584. #if defined(CONFIG_I2C) || defined(CONFIG_I2C_MODULE)
  1585. ret = i2c_add_driver(&wm8962_i2c_driver);
  1586. if (ret != 0) {
  1587. printk(KERN_ERR "Failed to register WM8962 I2C driver: %d\n",
  1588. ret);
  1589. }
  1590. #endif
  1591. return 0;
  1592. }
  1593. module_init(wm8962_modinit);
  1594. static void __exit wm8962_exit(void)
  1595. {
  1596. #if defined(CONFIG_I2C) || defined(CONFIG_I2C_MODULE)
  1597. i2c_del_driver(&wm8962_i2c_driver);
  1598. #endif
  1599. }
  1600. module_exit(wm8962_exit);
  1601. MODULE_DESCRIPTION("ASoC WM8962 driver");
  1602. MODULE_AUTHOR("Mark Brown <broonie@opensource.wolfsonmicro.com>");
  1603. MODULE_LICENSE("GPL");