da850.dtsi 2.4 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100
  1. /*
  2. * Copyright 2012 DENX Software Engineering GmbH
  3. * Heiko Schocher <hs@denx.de>
  4. *
  5. * This program is free software; you can redistribute it and/or modify it
  6. * under the terms of the GNU General Public License as published by the
  7. * Free Software Foundation; either version 2 of the License, or (at your
  8. * option) any later version.
  9. */
  10. /include/ "skeleton.dtsi"
  11. / {
  12. arm {
  13. #address-cells = <1>;
  14. #size-cells = <1>;
  15. ranges;
  16. intc: interrupt-controller {
  17. compatible = "ti,cp-intc";
  18. interrupt-controller;
  19. #interrupt-cells = <1>;
  20. ti,intc-size = <100>;
  21. reg = <0xfffee000 0x2000>;
  22. };
  23. };
  24. soc {
  25. compatible = "simple-bus";
  26. model = "da850";
  27. #address-cells = <1>;
  28. #size-cells = <1>;
  29. ranges = <0x0 0x01c00000 0x400000>;
  30. pmx_core: pinmux@1c14120 {
  31. compatible = "pinctrl-single";
  32. reg = <0x14120 0x50>;
  33. #address-cells = <1>;
  34. #size-cells = <0>;
  35. pinctrl-single,bit-per-mux;
  36. pinctrl-single,register-width = <32>;
  37. pinctrl-single,function-mask = <0xffffffff>;
  38. status = "disabled";
  39. nand_cs3_pins: pinmux_nand_pins {
  40. pinctrl-single,bits = <
  41. /* EMA_OE, EMA_WE */
  42. 0x1c 0x00110000 0x00ff0000
  43. /* EMA_CS[4],EMA_CS[3]*/
  44. 0x1c 0x00000110 0x00000ff0
  45. /*
  46. * EMA_D[0], EMA_D[1], EMA_D[2],
  47. * EMA_D[3], EMA_D[4], EMA_D[5],
  48. * EMA_D[6], EMA_D[7]
  49. */
  50. 0x24 0x11111111 0xffffffff
  51. /* EMA_A[1], EMA_A[2] */
  52. 0x30 0x01100000 0x0ff00000
  53. >;
  54. };
  55. };
  56. serial0: serial@1c42000 {
  57. compatible = "ns16550a";
  58. reg = <0x42000 0x100>;
  59. clock-frequency = <150000000>;
  60. reg-shift = <2>;
  61. interrupts = <25>;
  62. interrupt-parent = <&intc>;
  63. status = "disabled";
  64. };
  65. serial1: serial@1d0c000 {
  66. compatible = "ns16550a";
  67. reg = <0x10c000 0x100>;
  68. clock-frequency = <150000000>;
  69. reg-shift = <2>;
  70. interrupts = <53>;
  71. interrupt-parent = <&intc>;
  72. status = "disabled";
  73. };
  74. serial2: serial@1d0d000 {
  75. compatible = "ns16550a";
  76. reg = <0x10d000 0x100>;
  77. clock-frequency = <150000000>;
  78. reg-shift = <2>;
  79. interrupts = <61>;
  80. interrupt-parent = <&intc>;
  81. status = "disabled";
  82. };
  83. };
  84. nand_cs3@62000000 {
  85. compatible = "ti,davinci-nand";
  86. reg = <0x62000000 0x807ff
  87. 0x68000000 0x8000>;
  88. ti,davinci-chipselect = <1>;
  89. ti,davinci-mask-ale = <0>;
  90. ti,davinci-mask-cle = <0>;
  91. ti,davinci-mask-chipsel = <0>;
  92. ti,davinci-ecc-mode = "hw";
  93. ti,davinci-ecc-bits = <4>;
  94. ti,davinci-nand-use-bbt;
  95. status = "disabled";
  96. };
  97. };