qeth_core_main.c 135 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812813814815816817818819820821822823824825826827828829830831832833834835836837838839840841842843844845846847848849850851852853854855856857858859860861862863864865866867868869870871872873874875876877878879880881882883884885886887888889890891892893894895896897898899900901902903904905906907908909910911912913914915916917918919920921922923924925926927928929930931932933934935936937938939940941942943944945946947948949950951952953954955956957958959960961962963964965966967968969970971972973974975976977978979980981982983984985986987988989990991992993994995996997998999100010011002100310041005100610071008100910101011101210131014101510161017101810191020102110221023102410251026102710281029103010311032103310341035103610371038103910401041104210431044104510461047104810491050105110521053105410551056105710581059106010611062106310641065106610671068106910701071107210731074107510761077107810791080108110821083108410851086108710881089109010911092109310941095109610971098109911001101110211031104110511061107110811091110111111121113111411151116111711181119112011211122112311241125112611271128112911301131113211331134113511361137113811391140114111421143114411451146114711481149115011511152115311541155115611571158115911601161116211631164116511661167116811691170117111721173117411751176117711781179118011811182118311841185118611871188118911901191119211931194119511961197119811991200120112021203120412051206120712081209121012111212121312141215121612171218121912201221122212231224122512261227122812291230123112321233123412351236123712381239124012411242124312441245124612471248124912501251125212531254125512561257125812591260126112621263126412651266126712681269127012711272127312741275127612771278127912801281128212831284128512861287128812891290129112921293129412951296129712981299130013011302130313041305130613071308130913101311131213131314131513161317131813191320132113221323132413251326132713281329133013311332133313341335133613371338133913401341134213431344134513461347134813491350135113521353135413551356135713581359136013611362136313641365136613671368136913701371137213731374137513761377137813791380138113821383138413851386138713881389139013911392139313941395139613971398139914001401140214031404140514061407140814091410141114121413141414151416141714181419142014211422142314241425142614271428142914301431143214331434143514361437143814391440144114421443144414451446144714481449145014511452145314541455145614571458145914601461146214631464146514661467146814691470147114721473147414751476147714781479148014811482148314841485148614871488148914901491149214931494149514961497149814991500150115021503150415051506150715081509151015111512151315141515151615171518151915201521152215231524152515261527152815291530153115321533153415351536153715381539154015411542154315441545154615471548154915501551155215531554155515561557155815591560156115621563156415651566156715681569157015711572157315741575157615771578157915801581158215831584158515861587158815891590159115921593159415951596159715981599160016011602160316041605160616071608160916101611161216131614161516161617161816191620162116221623162416251626162716281629163016311632163316341635163616371638163916401641164216431644164516461647164816491650165116521653165416551656165716581659166016611662166316641665166616671668166916701671167216731674167516761677167816791680168116821683168416851686168716881689169016911692169316941695169616971698169917001701170217031704170517061707170817091710171117121713171417151716171717181719172017211722172317241725172617271728172917301731173217331734173517361737173817391740174117421743174417451746174717481749175017511752175317541755175617571758175917601761176217631764176517661767176817691770177117721773177417751776177717781779178017811782178317841785178617871788178917901791179217931794179517961797179817991800180118021803180418051806180718081809181018111812181318141815181618171818181918201821182218231824182518261827182818291830183118321833183418351836183718381839184018411842184318441845184618471848184918501851185218531854185518561857185818591860186118621863186418651866186718681869187018711872187318741875187618771878187918801881188218831884188518861887188818891890189118921893189418951896189718981899190019011902190319041905190619071908190919101911191219131914191519161917191819191920192119221923192419251926192719281929193019311932193319341935193619371938193919401941194219431944194519461947194819491950195119521953195419551956195719581959196019611962196319641965196619671968196919701971197219731974197519761977197819791980198119821983198419851986198719881989199019911992199319941995199619971998199920002001200220032004200520062007200820092010201120122013201420152016201720182019202020212022202320242025202620272028202920302031203220332034203520362037203820392040204120422043204420452046204720482049205020512052205320542055205620572058205920602061206220632064206520662067206820692070207120722073207420752076207720782079208020812082208320842085208620872088208920902091209220932094209520962097209820992100210121022103210421052106210721082109211021112112211321142115211621172118211921202121212221232124212521262127212821292130213121322133213421352136213721382139214021412142214321442145214621472148214921502151215221532154215521562157215821592160216121622163216421652166216721682169217021712172217321742175217621772178217921802181218221832184218521862187218821892190219121922193219421952196219721982199220022012202220322042205220622072208220922102211221222132214221522162217221822192220222122222223222422252226222722282229223022312232223322342235223622372238223922402241224222432244224522462247224822492250225122522253225422552256225722582259226022612262226322642265226622672268226922702271227222732274227522762277227822792280228122822283228422852286228722882289229022912292229322942295229622972298229923002301230223032304230523062307230823092310231123122313231423152316231723182319232023212322232323242325232623272328232923302331233223332334233523362337233823392340234123422343234423452346234723482349235023512352235323542355235623572358235923602361236223632364236523662367236823692370237123722373237423752376237723782379238023812382238323842385238623872388238923902391239223932394239523962397239823992400240124022403240424052406240724082409241024112412241324142415241624172418241924202421242224232424242524262427242824292430243124322433243424352436243724382439244024412442244324442445244624472448244924502451245224532454245524562457245824592460246124622463246424652466246724682469247024712472247324742475247624772478247924802481248224832484248524862487248824892490249124922493249424952496249724982499250025012502250325042505250625072508250925102511251225132514251525162517251825192520252125222523252425252526252725282529253025312532253325342535253625372538253925402541254225432544254525462547254825492550255125522553255425552556255725582559256025612562256325642565256625672568256925702571257225732574257525762577257825792580258125822583258425852586258725882589259025912592259325942595259625972598259926002601260226032604260526062607260826092610261126122613261426152616261726182619262026212622262326242625262626272628262926302631263226332634263526362637263826392640264126422643264426452646264726482649265026512652265326542655265626572658265926602661266226632664266526662667266826692670267126722673267426752676267726782679268026812682268326842685268626872688268926902691269226932694269526962697269826992700270127022703270427052706270727082709271027112712271327142715271627172718271927202721272227232724272527262727272827292730273127322733273427352736273727382739274027412742274327442745274627472748274927502751275227532754275527562757275827592760276127622763276427652766276727682769277027712772277327742775277627772778277927802781278227832784278527862787278827892790279127922793279427952796279727982799280028012802280328042805280628072808280928102811281228132814281528162817281828192820282128222823282428252826282728282829283028312832283328342835283628372838283928402841284228432844284528462847284828492850285128522853285428552856285728582859286028612862286328642865286628672868286928702871287228732874287528762877287828792880288128822883288428852886288728882889289028912892289328942895289628972898289929002901290229032904290529062907290829092910291129122913291429152916291729182919292029212922292329242925292629272928292929302931293229332934293529362937293829392940294129422943294429452946294729482949295029512952295329542955295629572958295929602961296229632964296529662967296829692970297129722973297429752976297729782979298029812982298329842985298629872988298929902991299229932994299529962997299829993000300130023003300430053006300730083009301030113012301330143015301630173018301930203021302230233024302530263027302830293030303130323033303430353036303730383039304030413042304330443045304630473048304930503051305230533054305530563057305830593060306130623063306430653066306730683069307030713072307330743075307630773078307930803081308230833084308530863087308830893090309130923093309430953096309730983099310031013102310331043105310631073108310931103111311231133114311531163117311831193120312131223123312431253126312731283129313031313132313331343135313631373138313931403141314231433144314531463147314831493150315131523153315431553156315731583159316031613162316331643165316631673168316931703171317231733174317531763177317831793180318131823183318431853186318731883189319031913192319331943195319631973198319932003201320232033204320532063207320832093210321132123213321432153216321732183219322032213222322332243225322632273228322932303231323232333234323532363237323832393240324132423243324432453246324732483249325032513252325332543255325632573258325932603261326232633264326532663267326832693270327132723273327432753276327732783279328032813282328332843285328632873288328932903291329232933294329532963297329832993300330133023303330433053306330733083309331033113312331333143315331633173318331933203321332233233324332533263327332833293330333133323333333433353336333733383339334033413342334333443345334633473348334933503351335233533354335533563357335833593360336133623363336433653366336733683369337033713372337333743375337633773378337933803381338233833384338533863387338833893390339133923393339433953396339733983399340034013402340334043405340634073408340934103411341234133414341534163417341834193420342134223423342434253426342734283429343034313432343334343435343634373438343934403441344234433444344534463447344834493450345134523453345434553456345734583459346034613462346334643465346634673468346934703471347234733474347534763477347834793480348134823483348434853486348734883489349034913492349334943495349634973498349935003501350235033504350535063507350835093510351135123513351435153516351735183519352035213522352335243525352635273528352935303531353235333534353535363537353835393540354135423543354435453546354735483549355035513552355335543555355635573558355935603561356235633564356535663567356835693570357135723573357435753576357735783579358035813582358335843585358635873588358935903591359235933594359535963597359835993600360136023603360436053606360736083609361036113612361336143615361636173618361936203621362236233624362536263627362836293630363136323633363436353636363736383639364036413642364336443645364636473648364936503651365236533654365536563657365836593660366136623663366436653666366736683669367036713672367336743675367636773678367936803681368236833684368536863687368836893690369136923693369436953696369736983699370037013702370337043705370637073708370937103711371237133714371537163717371837193720372137223723372437253726372737283729373037313732373337343735373637373738373937403741374237433744374537463747374837493750375137523753375437553756375737583759376037613762376337643765376637673768376937703771377237733774377537763777377837793780378137823783378437853786378737883789379037913792379337943795379637973798379938003801380238033804380538063807380838093810381138123813381438153816381738183819382038213822382338243825382638273828382938303831383238333834383538363837383838393840384138423843384438453846384738483849385038513852385338543855385638573858385938603861386238633864386538663867386838693870387138723873387438753876387738783879388038813882388338843885388638873888388938903891389238933894389538963897389838993900390139023903390439053906390739083909391039113912391339143915391639173918391939203921392239233924392539263927392839293930393139323933393439353936393739383939394039413942394339443945394639473948394939503951395239533954395539563957395839593960396139623963396439653966396739683969397039713972397339743975397639773978397939803981398239833984398539863987398839893990399139923993399439953996399739983999400040014002400340044005400640074008400940104011401240134014401540164017401840194020402140224023402440254026402740284029403040314032403340344035403640374038403940404041404240434044404540464047404840494050405140524053405440554056405740584059406040614062406340644065406640674068406940704071407240734074407540764077407840794080408140824083408440854086408740884089409040914092409340944095409640974098409941004101410241034104410541064107410841094110411141124113411441154116411741184119412041214122412341244125412641274128412941304131413241334134413541364137413841394140414141424143414441454146414741484149415041514152415341544155415641574158415941604161416241634164416541664167416841694170417141724173417441754176417741784179418041814182418341844185418641874188418941904191419241934194419541964197419841994200420142024203420442054206420742084209421042114212421342144215421642174218421942204221422242234224422542264227422842294230423142324233423442354236423742384239424042414242424342444245424642474248424942504251425242534254425542564257425842594260426142624263426442654266426742684269427042714272427342744275427642774278427942804281428242834284428542864287428842894290429142924293429442954296429742984299430043014302430343044305430643074308430943104311431243134314431543164317431843194320432143224323432443254326432743284329433043314332433343344335433643374338433943404341434243434344434543464347434843494350435143524353435443554356435743584359436043614362436343644365436643674368436943704371437243734374437543764377437843794380438143824383438443854386438743884389439043914392439343944395439643974398439944004401440244034404440544064407440844094410441144124413441444154416441744184419442044214422442344244425442644274428442944304431443244334434443544364437443844394440444144424443444444454446444744484449445044514452445344544455445644574458445944604461446244634464446544664467446844694470447144724473447444754476447744784479448044814482448344844485448644874488448944904491449244934494449544964497449844994500450145024503450445054506450745084509451045114512451345144515451645174518451945204521452245234524452545264527452845294530453145324533453445354536453745384539454045414542454345444545454645474548454945504551455245534554455545564557455845594560456145624563456445654566456745684569457045714572457345744575457645774578457945804581458245834584458545864587458845894590459145924593459445954596459745984599460046014602460346044605460646074608460946104611461246134614461546164617461846194620462146224623462446254626462746284629463046314632463346344635463646374638463946404641464246434644464546464647464846494650465146524653465446554656465746584659466046614662466346644665466646674668466946704671467246734674467546764677467846794680468146824683468446854686468746884689469046914692469346944695469646974698469947004701470247034704470547064707470847094710471147124713471447154716471747184719472047214722472347244725472647274728472947304731473247334734473547364737473847394740474147424743474447454746474747484749475047514752475347544755475647574758475947604761476247634764476547664767476847694770477147724773477447754776477747784779478047814782478347844785478647874788478947904791479247934794479547964797479847994800480148024803480448054806480748084809481048114812481348144815481648174818481948204821482248234824482548264827482848294830483148324833483448354836483748384839484048414842484348444845484648474848484948504851485248534854485548564857485848594860486148624863486448654866486748684869487048714872487348744875487648774878487948804881488248834884488548864887488848894890489148924893489448954896489748984899490049014902490349044905
  1. /*
  2. * drivers/s390/net/qeth_core_main.c
  3. *
  4. * Copyright IBM Corp. 2007, 2009
  5. * Author(s): Utz Bacher <utz.bacher@de.ibm.com>,
  6. * Frank Pavlic <fpavlic@de.ibm.com>,
  7. * Thomas Spatzier <tspat@de.ibm.com>,
  8. * Frank Blaschka <frank.blaschka@de.ibm.com>
  9. */
  10. #define KMSG_COMPONENT "qeth"
  11. #define pr_fmt(fmt) KMSG_COMPONENT ": " fmt
  12. #include <linux/module.h>
  13. #include <linux/moduleparam.h>
  14. #include <linux/string.h>
  15. #include <linux/errno.h>
  16. #include <linux/kernel.h>
  17. #include <linux/ip.h>
  18. #include <linux/tcp.h>
  19. #include <linux/mii.h>
  20. #include <linux/kthread.h>
  21. #include <linux/slab.h>
  22. #include <asm/ebcdic.h>
  23. #include <asm/io.h>
  24. #include <asm/sysinfo.h>
  25. #include "qeth_core.h"
  26. struct qeth_dbf_info qeth_dbf[QETH_DBF_INFOS] = {
  27. /* define dbf - Name, Pages, Areas, Maxlen, Level, View, Handle */
  28. /* N P A M L V H */
  29. [QETH_DBF_SETUP] = {"qeth_setup",
  30. 8, 1, 8, 5, &debug_hex_ascii_view, NULL},
  31. [QETH_DBF_MSG] = {"qeth_msg",
  32. 8, 1, 128, 3, &debug_sprintf_view, NULL},
  33. [QETH_DBF_CTRL] = {"qeth_control",
  34. 8, 1, QETH_DBF_CTRL_LEN, 5, &debug_hex_ascii_view, NULL},
  35. };
  36. EXPORT_SYMBOL_GPL(qeth_dbf);
  37. struct qeth_card_list_struct qeth_core_card_list;
  38. EXPORT_SYMBOL_GPL(qeth_core_card_list);
  39. struct kmem_cache *qeth_core_header_cache;
  40. EXPORT_SYMBOL_GPL(qeth_core_header_cache);
  41. static struct device *qeth_core_root_dev;
  42. static unsigned int known_devices[][6] = QETH_MODELLIST_ARRAY;
  43. static struct lock_class_key qdio_out_skb_queue_key;
  44. static void qeth_send_control_data_cb(struct qeth_channel *,
  45. struct qeth_cmd_buffer *);
  46. static int qeth_issue_next_read(struct qeth_card *);
  47. static struct qeth_cmd_buffer *qeth_get_buffer(struct qeth_channel *);
  48. static void qeth_setup_ccw(struct qeth_channel *, unsigned char *, __u32);
  49. static void qeth_free_buffer_pool(struct qeth_card *);
  50. static int qeth_qdio_establish(struct qeth_card *);
  51. static inline const char *qeth_get_cardname(struct qeth_card *card)
  52. {
  53. if (card->info.guestlan) {
  54. switch (card->info.type) {
  55. case QETH_CARD_TYPE_OSD:
  56. return " Guest LAN QDIO";
  57. case QETH_CARD_TYPE_IQD:
  58. return " Guest LAN Hiper";
  59. case QETH_CARD_TYPE_OSM:
  60. return " Guest LAN QDIO - OSM";
  61. case QETH_CARD_TYPE_OSX:
  62. return " Guest LAN QDIO - OSX";
  63. default:
  64. return " unknown";
  65. }
  66. } else {
  67. switch (card->info.type) {
  68. case QETH_CARD_TYPE_OSD:
  69. return " OSD Express";
  70. case QETH_CARD_TYPE_IQD:
  71. return " HiperSockets";
  72. case QETH_CARD_TYPE_OSN:
  73. return " OSN QDIO";
  74. case QETH_CARD_TYPE_OSM:
  75. return " OSM QDIO";
  76. case QETH_CARD_TYPE_OSX:
  77. return " OSX QDIO";
  78. default:
  79. return " unknown";
  80. }
  81. }
  82. return " n/a";
  83. }
  84. /* max length to be returned: 14 */
  85. const char *qeth_get_cardname_short(struct qeth_card *card)
  86. {
  87. if (card->info.guestlan) {
  88. switch (card->info.type) {
  89. case QETH_CARD_TYPE_OSD:
  90. return "GuestLAN QDIO";
  91. case QETH_CARD_TYPE_IQD:
  92. return "GuestLAN Hiper";
  93. case QETH_CARD_TYPE_OSM:
  94. return "GuestLAN OSM";
  95. case QETH_CARD_TYPE_OSX:
  96. return "GuestLAN OSX";
  97. default:
  98. return "unknown";
  99. }
  100. } else {
  101. switch (card->info.type) {
  102. case QETH_CARD_TYPE_OSD:
  103. switch (card->info.link_type) {
  104. case QETH_LINK_TYPE_FAST_ETH:
  105. return "OSD_100";
  106. case QETH_LINK_TYPE_HSTR:
  107. return "HSTR";
  108. case QETH_LINK_TYPE_GBIT_ETH:
  109. return "OSD_1000";
  110. case QETH_LINK_TYPE_10GBIT_ETH:
  111. return "OSD_10GIG";
  112. case QETH_LINK_TYPE_LANE_ETH100:
  113. return "OSD_FE_LANE";
  114. case QETH_LINK_TYPE_LANE_TR:
  115. return "OSD_TR_LANE";
  116. case QETH_LINK_TYPE_LANE_ETH1000:
  117. return "OSD_GbE_LANE";
  118. case QETH_LINK_TYPE_LANE:
  119. return "OSD_ATM_LANE";
  120. default:
  121. return "OSD_Express";
  122. }
  123. case QETH_CARD_TYPE_IQD:
  124. return "HiperSockets";
  125. case QETH_CARD_TYPE_OSN:
  126. return "OSN";
  127. case QETH_CARD_TYPE_OSM:
  128. return "OSM_1000";
  129. case QETH_CARD_TYPE_OSX:
  130. return "OSX_10GIG";
  131. default:
  132. return "unknown";
  133. }
  134. }
  135. return "n/a";
  136. }
  137. void qeth_set_allowed_threads(struct qeth_card *card, unsigned long threads,
  138. int clear_start_mask)
  139. {
  140. unsigned long flags;
  141. spin_lock_irqsave(&card->thread_mask_lock, flags);
  142. card->thread_allowed_mask = threads;
  143. if (clear_start_mask)
  144. card->thread_start_mask &= threads;
  145. spin_unlock_irqrestore(&card->thread_mask_lock, flags);
  146. wake_up(&card->wait_q);
  147. }
  148. EXPORT_SYMBOL_GPL(qeth_set_allowed_threads);
  149. int qeth_threads_running(struct qeth_card *card, unsigned long threads)
  150. {
  151. unsigned long flags;
  152. int rc = 0;
  153. spin_lock_irqsave(&card->thread_mask_lock, flags);
  154. rc = (card->thread_running_mask & threads);
  155. spin_unlock_irqrestore(&card->thread_mask_lock, flags);
  156. return rc;
  157. }
  158. EXPORT_SYMBOL_GPL(qeth_threads_running);
  159. int qeth_wait_for_threads(struct qeth_card *card, unsigned long threads)
  160. {
  161. return wait_event_interruptible(card->wait_q,
  162. qeth_threads_running(card, threads) == 0);
  163. }
  164. EXPORT_SYMBOL_GPL(qeth_wait_for_threads);
  165. void qeth_clear_working_pool_list(struct qeth_card *card)
  166. {
  167. struct qeth_buffer_pool_entry *pool_entry, *tmp;
  168. QETH_CARD_TEXT(card, 5, "clwrklst");
  169. list_for_each_entry_safe(pool_entry, tmp,
  170. &card->qdio.in_buf_pool.entry_list, list){
  171. list_del(&pool_entry->list);
  172. }
  173. }
  174. EXPORT_SYMBOL_GPL(qeth_clear_working_pool_list);
  175. static int qeth_alloc_buffer_pool(struct qeth_card *card)
  176. {
  177. struct qeth_buffer_pool_entry *pool_entry;
  178. void *ptr;
  179. int i, j;
  180. QETH_CARD_TEXT(card, 5, "alocpool");
  181. for (i = 0; i < card->qdio.init_pool.buf_count; ++i) {
  182. pool_entry = kmalloc(sizeof(*pool_entry), GFP_KERNEL);
  183. if (!pool_entry) {
  184. qeth_free_buffer_pool(card);
  185. return -ENOMEM;
  186. }
  187. for (j = 0; j < QETH_MAX_BUFFER_ELEMENTS(card); ++j) {
  188. ptr = (void *) __get_free_page(GFP_KERNEL);
  189. if (!ptr) {
  190. while (j > 0)
  191. free_page((unsigned long)
  192. pool_entry->elements[--j]);
  193. kfree(pool_entry);
  194. qeth_free_buffer_pool(card);
  195. return -ENOMEM;
  196. }
  197. pool_entry->elements[j] = ptr;
  198. }
  199. list_add(&pool_entry->init_list,
  200. &card->qdio.init_pool.entry_list);
  201. }
  202. return 0;
  203. }
  204. int qeth_realloc_buffer_pool(struct qeth_card *card, int bufcnt)
  205. {
  206. QETH_CARD_TEXT(card, 2, "realcbp");
  207. if ((card->state != CARD_STATE_DOWN) &&
  208. (card->state != CARD_STATE_RECOVER))
  209. return -EPERM;
  210. /* TODO: steel/add buffers from/to a running card's buffer pool (?) */
  211. qeth_clear_working_pool_list(card);
  212. qeth_free_buffer_pool(card);
  213. card->qdio.in_buf_pool.buf_count = bufcnt;
  214. card->qdio.init_pool.buf_count = bufcnt;
  215. return qeth_alloc_buffer_pool(card);
  216. }
  217. EXPORT_SYMBOL_GPL(qeth_realloc_buffer_pool);
  218. static int qeth_issue_next_read(struct qeth_card *card)
  219. {
  220. int rc;
  221. struct qeth_cmd_buffer *iob;
  222. QETH_CARD_TEXT(card, 5, "issnxrd");
  223. if (card->read.state != CH_STATE_UP)
  224. return -EIO;
  225. iob = qeth_get_buffer(&card->read);
  226. if (!iob) {
  227. dev_warn(&card->gdev->dev, "The qeth device driver "
  228. "failed to recover an error on the device\n");
  229. QETH_DBF_MESSAGE(2, "%s issue_next_read failed: no iob "
  230. "available\n", dev_name(&card->gdev->dev));
  231. return -ENOMEM;
  232. }
  233. qeth_setup_ccw(&card->read, iob->data, QETH_BUFSIZE);
  234. QETH_CARD_TEXT(card, 6, "noirqpnd");
  235. rc = ccw_device_start(card->read.ccwdev, &card->read.ccw,
  236. (addr_t) iob, 0, 0);
  237. if (rc) {
  238. QETH_DBF_MESSAGE(2, "%s error in starting next read ccw! "
  239. "rc=%i\n", dev_name(&card->gdev->dev), rc);
  240. atomic_set(&card->read.irq_pending, 0);
  241. card->read_or_write_problem = 1;
  242. qeth_schedule_recovery(card);
  243. wake_up(&card->wait_q);
  244. }
  245. return rc;
  246. }
  247. static struct qeth_reply *qeth_alloc_reply(struct qeth_card *card)
  248. {
  249. struct qeth_reply *reply;
  250. reply = kzalloc(sizeof(struct qeth_reply), GFP_ATOMIC);
  251. if (reply) {
  252. atomic_set(&reply->refcnt, 1);
  253. atomic_set(&reply->received, 0);
  254. reply->card = card;
  255. };
  256. return reply;
  257. }
  258. static void qeth_get_reply(struct qeth_reply *reply)
  259. {
  260. WARN_ON(atomic_read(&reply->refcnt) <= 0);
  261. atomic_inc(&reply->refcnt);
  262. }
  263. static void qeth_put_reply(struct qeth_reply *reply)
  264. {
  265. WARN_ON(atomic_read(&reply->refcnt) <= 0);
  266. if (atomic_dec_and_test(&reply->refcnt))
  267. kfree(reply);
  268. }
  269. static void qeth_issue_ipa_msg(struct qeth_ipa_cmd *cmd, int rc,
  270. struct qeth_card *card)
  271. {
  272. char *ipa_name;
  273. int com = cmd->hdr.command;
  274. ipa_name = qeth_get_ipa_cmd_name(com);
  275. if (rc)
  276. QETH_DBF_MESSAGE(2, "IPA: %s(x%X) for %s/%s returned "
  277. "x%X \"%s\"\n",
  278. ipa_name, com, dev_name(&card->gdev->dev),
  279. QETH_CARD_IFNAME(card), rc,
  280. qeth_get_ipa_msg(rc));
  281. else
  282. QETH_DBF_MESSAGE(5, "IPA: %s(x%X) for %s/%s succeeded\n",
  283. ipa_name, com, dev_name(&card->gdev->dev),
  284. QETH_CARD_IFNAME(card));
  285. }
  286. static struct qeth_ipa_cmd *qeth_check_ipa_data(struct qeth_card *card,
  287. struct qeth_cmd_buffer *iob)
  288. {
  289. struct qeth_ipa_cmd *cmd = NULL;
  290. QETH_CARD_TEXT(card, 5, "chkipad");
  291. if (IS_IPA(iob->data)) {
  292. cmd = (struct qeth_ipa_cmd *) PDU_ENCAPSULATION(iob->data);
  293. if (IS_IPA_REPLY(cmd)) {
  294. if (cmd->hdr.command != IPA_CMD_SETCCID &&
  295. cmd->hdr.command != IPA_CMD_DELCCID &&
  296. cmd->hdr.command != IPA_CMD_MODCCID &&
  297. cmd->hdr.command != IPA_CMD_SET_DIAG_ASS)
  298. qeth_issue_ipa_msg(cmd,
  299. cmd->hdr.return_code, card);
  300. return cmd;
  301. } else {
  302. switch (cmd->hdr.command) {
  303. case IPA_CMD_STOPLAN:
  304. dev_warn(&card->gdev->dev,
  305. "The link for interface %s on CHPID"
  306. " 0x%X failed\n",
  307. QETH_CARD_IFNAME(card),
  308. card->info.chpid);
  309. card->lan_online = 0;
  310. if (card->dev && netif_carrier_ok(card->dev))
  311. netif_carrier_off(card->dev);
  312. return NULL;
  313. case IPA_CMD_STARTLAN:
  314. dev_info(&card->gdev->dev,
  315. "The link for %s on CHPID 0x%X has"
  316. " been restored\n",
  317. QETH_CARD_IFNAME(card),
  318. card->info.chpid);
  319. netif_carrier_on(card->dev);
  320. card->lan_online = 1;
  321. if (card->info.hwtrap)
  322. card->info.hwtrap = 2;
  323. qeth_schedule_recovery(card);
  324. return NULL;
  325. case IPA_CMD_MODCCID:
  326. return cmd;
  327. case IPA_CMD_REGISTER_LOCAL_ADDR:
  328. QETH_CARD_TEXT(card, 3, "irla");
  329. break;
  330. case IPA_CMD_UNREGISTER_LOCAL_ADDR:
  331. QETH_CARD_TEXT(card, 3, "urla");
  332. break;
  333. default:
  334. QETH_DBF_MESSAGE(2, "Received data is IPA "
  335. "but not a reply!\n");
  336. break;
  337. }
  338. }
  339. }
  340. return cmd;
  341. }
  342. void qeth_clear_ipacmd_list(struct qeth_card *card)
  343. {
  344. struct qeth_reply *reply, *r;
  345. unsigned long flags;
  346. QETH_CARD_TEXT(card, 4, "clipalst");
  347. spin_lock_irqsave(&card->lock, flags);
  348. list_for_each_entry_safe(reply, r, &card->cmd_waiter_list, list) {
  349. qeth_get_reply(reply);
  350. reply->rc = -EIO;
  351. atomic_inc(&reply->received);
  352. list_del_init(&reply->list);
  353. wake_up(&reply->wait_q);
  354. qeth_put_reply(reply);
  355. }
  356. spin_unlock_irqrestore(&card->lock, flags);
  357. atomic_set(&card->write.irq_pending, 0);
  358. }
  359. EXPORT_SYMBOL_GPL(qeth_clear_ipacmd_list);
  360. static int qeth_check_idx_response(struct qeth_card *card,
  361. unsigned char *buffer)
  362. {
  363. if (!buffer)
  364. return 0;
  365. QETH_DBF_HEX(CTRL, 2, buffer, QETH_DBF_CTRL_LEN);
  366. if ((buffer[2] & 0xc0) == 0xc0) {
  367. QETH_DBF_MESSAGE(2, "received an IDX TERMINATE "
  368. "with cause code 0x%02x%s\n",
  369. buffer[4],
  370. ((buffer[4] == 0x22) ?
  371. " -- try another portname" : ""));
  372. QETH_CARD_TEXT(card, 2, "ckidxres");
  373. QETH_CARD_TEXT(card, 2, " idxterm");
  374. QETH_CARD_TEXT_(card, 2, " rc%d", -EIO);
  375. if (buffer[4] == 0xf6) {
  376. dev_err(&card->gdev->dev,
  377. "The qeth device is not configured "
  378. "for the OSI layer required by z/VM\n");
  379. return -EPERM;
  380. }
  381. return -EIO;
  382. }
  383. return 0;
  384. }
  385. static void qeth_setup_ccw(struct qeth_channel *channel, unsigned char *iob,
  386. __u32 len)
  387. {
  388. struct qeth_card *card;
  389. card = CARD_FROM_CDEV(channel->ccwdev);
  390. QETH_CARD_TEXT(card, 4, "setupccw");
  391. if (channel == &card->read)
  392. memcpy(&channel->ccw, READ_CCW, sizeof(struct ccw1));
  393. else
  394. memcpy(&channel->ccw, WRITE_CCW, sizeof(struct ccw1));
  395. channel->ccw.count = len;
  396. channel->ccw.cda = (__u32) __pa(iob);
  397. }
  398. static struct qeth_cmd_buffer *__qeth_get_buffer(struct qeth_channel *channel)
  399. {
  400. __u8 index;
  401. QETH_CARD_TEXT(CARD_FROM_CDEV(channel->ccwdev), 6, "getbuff");
  402. index = channel->io_buf_no;
  403. do {
  404. if (channel->iob[index].state == BUF_STATE_FREE) {
  405. channel->iob[index].state = BUF_STATE_LOCKED;
  406. channel->io_buf_no = (channel->io_buf_no + 1) %
  407. QETH_CMD_BUFFER_NO;
  408. memset(channel->iob[index].data, 0, QETH_BUFSIZE);
  409. return channel->iob + index;
  410. }
  411. index = (index + 1) % QETH_CMD_BUFFER_NO;
  412. } while (index != channel->io_buf_no);
  413. return NULL;
  414. }
  415. void qeth_release_buffer(struct qeth_channel *channel,
  416. struct qeth_cmd_buffer *iob)
  417. {
  418. unsigned long flags;
  419. QETH_CARD_TEXT(CARD_FROM_CDEV(channel->ccwdev), 6, "relbuff");
  420. spin_lock_irqsave(&channel->iob_lock, flags);
  421. memset(iob->data, 0, QETH_BUFSIZE);
  422. iob->state = BUF_STATE_FREE;
  423. iob->callback = qeth_send_control_data_cb;
  424. iob->rc = 0;
  425. spin_unlock_irqrestore(&channel->iob_lock, flags);
  426. }
  427. EXPORT_SYMBOL_GPL(qeth_release_buffer);
  428. static struct qeth_cmd_buffer *qeth_get_buffer(struct qeth_channel *channel)
  429. {
  430. struct qeth_cmd_buffer *buffer = NULL;
  431. unsigned long flags;
  432. spin_lock_irqsave(&channel->iob_lock, flags);
  433. buffer = __qeth_get_buffer(channel);
  434. spin_unlock_irqrestore(&channel->iob_lock, flags);
  435. return buffer;
  436. }
  437. struct qeth_cmd_buffer *qeth_wait_for_buffer(struct qeth_channel *channel)
  438. {
  439. struct qeth_cmd_buffer *buffer;
  440. wait_event(channel->wait_q,
  441. ((buffer = qeth_get_buffer(channel)) != NULL));
  442. return buffer;
  443. }
  444. EXPORT_SYMBOL_GPL(qeth_wait_for_buffer);
  445. void qeth_clear_cmd_buffers(struct qeth_channel *channel)
  446. {
  447. int cnt;
  448. for (cnt = 0; cnt < QETH_CMD_BUFFER_NO; cnt++)
  449. qeth_release_buffer(channel, &channel->iob[cnt]);
  450. channel->buf_no = 0;
  451. channel->io_buf_no = 0;
  452. }
  453. EXPORT_SYMBOL_GPL(qeth_clear_cmd_buffers);
  454. static void qeth_send_control_data_cb(struct qeth_channel *channel,
  455. struct qeth_cmd_buffer *iob)
  456. {
  457. struct qeth_card *card;
  458. struct qeth_reply *reply, *r;
  459. struct qeth_ipa_cmd *cmd;
  460. unsigned long flags;
  461. int keep_reply;
  462. int rc = 0;
  463. card = CARD_FROM_CDEV(channel->ccwdev);
  464. QETH_CARD_TEXT(card, 4, "sndctlcb");
  465. rc = qeth_check_idx_response(card, iob->data);
  466. switch (rc) {
  467. case 0:
  468. break;
  469. case -EIO:
  470. qeth_clear_ipacmd_list(card);
  471. qeth_schedule_recovery(card);
  472. /* fall through */
  473. default:
  474. goto out;
  475. }
  476. cmd = qeth_check_ipa_data(card, iob);
  477. if ((cmd == NULL) && (card->state != CARD_STATE_DOWN))
  478. goto out;
  479. /*in case of OSN : check if cmd is set */
  480. if (card->info.type == QETH_CARD_TYPE_OSN &&
  481. cmd &&
  482. cmd->hdr.command != IPA_CMD_STARTLAN &&
  483. card->osn_info.assist_cb != NULL) {
  484. card->osn_info.assist_cb(card->dev, cmd);
  485. goto out;
  486. }
  487. spin_lock_irqsave(&card->lock, flags);
  488. list_for_each_entry_safe(reply, r, &card->cmd_waiter_list, list) {
  489. if ((reply->seqno == QETH_IDX_COMMAND_SEQNO) ||
  490. ((cmd) && (reply->seqno == cmd->hdr.seqno))) {
  491. qeth_get_reply(reply);
  492. list_del_init(&reply->list);
  493. spin_unlock_irqrestore(&card->lock, flags);
  494. keep_reply = 0;
  495. if (reply->callback != NULL) {
  496. if (cmd) {
  497. reply->offset = (__u16)((char *)cmd -
  498. (char *)iob->data);
  499. keep_reply = reply->callback(card,
  500. reply,
  501. (unsigned long)cmd);
  502. } else
  503. keep_reply = reply->callback(card,
  504. reply,
  505. (unsigned long)iob);
  506. }
  507. if (cmd)
  508. reply->rc = (u16) cmd->hdr.return_code;
  509. else if (iob->rc)
  510. reply->rc = iob->rc;
  511. if (keep_reply) {
  512. spin_lock_irqsave(&card->lock, flags);
  513. list_add_tail(&reply->list,
  514. &card->cmd_waiter_list);
  515. spin_unlock_irqrestore(&card->lock, flags);
  516. } else {
  517. atomic_inc(&reply->received);
  518. wake_up(&reply->wait_q);
  519. }
  520. qeth_put_reply(reply);
  521. goto out;
  522. }
  523. }
  524. spin_unlock_irqrestore(&card->lock, flags);
  525. out:
  526. memcpy(&card->seqno.pdu_hdr_ack,
  527. QETH_PDU_HEADER_SEQ_NO(iob->data),
  528. QETH_SEQ_NO_LENGTH);
  529. qeth_release_buffer(channel, iob);
  530. }
  531. static int qeth_setup_channel(struct qeth_channel *channel)
  532. {
  533. int cnt;
  534. QETH_DBF_TEXT(SETUP, 2, "setupch");
  535. for (cnt = 0; cnt < QETH_CMD_BUFFER_NO; cnt++) {
  536. channel->iob[cnt].data =
  537. kmalloc(QETH_BUFSIZE, GFP_DMA|GFP_KERNEL);
  538. if (channel->iob[cnt].data == NULL)
  539. break;
  540. channel->iob[cnt].state = BUF_STATE_FREE;
  541. channel->iob[cnt].channel = channel;
  542. channel->iob[cnt].callback = qeth_send_control_data_cb;
  543. channel->iob[cnt].rc = 0;
  544. }
  545. if (cnt < QETH_CMD_BUFFER_NO) {
  546. while (cnt-- > 0)
  547. kfree(channel->iob[cnt].data);
  548. return -ENOMEM;
  549. }
  550. channel->buf_no = 0;
  551. channel->io_buf_no = 0;
  552. atomic_set(&channel->irq_pending, 0);
  553. spin_lock_init(&channel->iob_lock);
  554. init_waitqueue_head(&channel->wait_q);
  555. return 0;
  556. }
  557. static int qeth_set_thread_start_bit(struct qeth_card *card,
  558. unsigned long thread)
  559. {
  560. unsigned long flags;
  561. spin_lock_irqsave(&card->thread_mask_lock, flags);
  562. if (!(card->thread_allowed_mask & thread) ||
  563. (card->thread_start_mask & thread)) {
  564. spin_unlock_irqrestore(&card->thread_mask_lock, flags);
  565. return -EPERM;
  566. }
  567. card->thread_start_mask |= thread;
  568. spin_unlock_irqrestore(&card->thread_mask_lock, flags);
  569. return 0;
  570. }
  571. void qeth_clear_thread_start_bit(struct qeth_card *card, unsigned long thread)
  572. {
  573. unsigned long flags;
  574. spin_lock_irqsave(&card->thread_mask_lock, flags);
  575. card->thread_start_mask &= ~thread;
  576. spin_unlock_irqrestore(&card->thread_mask_lock, flags);
  577. wake_up(&card->wait_q);
  578. }
  579. EXPORT_SYMBOL_GPL(qeth_clear_thread_start_bit);
  580. void qeth_clear_thread_running_bit(struct qeth_card *card, unsigned long thread)
  581. {
  582. unsigned long flags;
  583. spin_lock_irqsave(&card->thread_mask_lock, flags);
  584. card->thread_running_mask &= ~thread;
  585. spin_unlock_irqrestore(&card->thread_mask_lock, flags);
  586. wake_up(&card->wait_q);
  587. }
  588. EXPORT_SYMBOL_GPL(qeth_clear_thread_running_bit);
  589. static int __qeth_do_run_thread(struct qeth_card *card, unsigned long thread)
  590. {
  591. unsigned long flags;
  592. int rc = 0;
  593. spin_lock_irqsave(&card->thread_mask_lock, flags);
  594. if (card->thread_start_mask & thread) {
  595. if ((card->thread_allowed_mask & thread) &&
  596. !(card->thread_running_mask & thread)) {
  597. rc = 1;
  598. card->thread_start_mask &= ~thread;
  599. card->thread_running_mask |= thread;
  600. } else
  601. rc = -EPERM;
  602. }
  603. spin_unlock_irqrestore(&card->thread_mask_lock, flags);
  604. return rc;
  605. }
  606. int qeth_do_run_thread(struct qeth_card *card, unsigned long thread)
  607. {
  608. int rc = 0;
  609. wait_event(card->wait_q,
  610. (rc = __qeth_do_run_thread(card, thread)) >= 0);
  611. return rc;
  612. }
  613. EXPORT_SYMBOL_GPL(qeth_do_run_thread);
  614. void qeth_schedule_recovery(struct qeth_card *card)
  615. {
  616. QETH_CARD_TEXT(card, 2, "startrec");
  617. if (qeth_set_thread_start_bit(card, QETH_RECOVER_THREAD) == 0)
  618. schedule_work(&card->kernel_thread_starter);
  619. }
  620. EXPORT_SYMBOL_GPL(qeth_schedule_recovery);
  621. static int qeth_get_problem(struct ccw_device *cdev, struct irb *irb)
  622. {
  623. int dstat, cstat;
  624. char *sense;
  625. struct qeth_card *card;
  626. sense = (char *) irb->ecw;
  627. cstat = irb->scsw.cmd.cstat;
  628. dstat = irb->scsw.cmd.dstat;
  629. card = CARD_FROM_CDEV(cdev);
  630. if (cstat & (SCHN_STAT_CHN_CTRL_CHK | SCHN_STAT_INTF_CTRL_CHK |
  631. SCHN_STAT_CHN_DATA_CHK | SCHN_STAT_CHAIN_CHECK |
  632. SCHN_STAT_PROT_CHECK | SCHN_STAT_PROG_CHECK)) {
  633. QETH_CARD_TEXT(card, 2, "CGENCHK");
  634. dev_warn(&cdev->dev, "The qeth device driver "
  635. "failed to recover an error on the device\n");
  636. QETH_DBF_MESSAGE(2, "%s check on device dstat=x%x, cstat=x%x\n",
  637. dev_name(&cdev->dev), dstat, cstat);
  638. print_hex_dump(KERN_WARNING, "qeth: irb ", DUMP_PREFIX_OFFSET,
  639. 16, 1, irb, 64, 1);
  640. return 1;
  641. }
  642. if (dstat & DEV_STAT_UNIT_CHECK) {
  643. if (sense[SENSE_RESETTING_EVENT_BYTE] &
  644. SENSE_RESETTING_EVENT_FLAG) {
  645. QETH_CARD_TEXT(card, 2, "REVIND");
  646. return 1;
  647. }
  648. if (sense[SENSE_COMMAND_REJECT_BYTE] &
  649. SENSE_COMMAND_REJECT_FLAG) {
  650. QETH_CARD_TEXT(card, 2, "CMDREJi");
  651. return 1;
  652. }
  653. if ((sense[2] == 0xaf) && (sense[3] == 0xfe)) {
  654. QETH_CARD_TEXT(card, 2, "AFFE");
  655. return 1;
  656. }
  657. if ((!sense[0]) && (!sense[1]) && (!sense[2]) && (!sense[3])) {
  658. QETH_CARD_TEXT(card, 2, "ZEROSEN");
  659. return 0;
  660. }
  661. QETH_CARD_TEXT(card, 2, "DGENCHK");
  662. return 1;
  663. }
  664. return 0;
  665. }
  666. static long __qeth_check_irb_error(struct ccw_device *cdev,
  667. unsigned long intparm, struct irb *irb)
  668. {
  669. struct qeth_card *card;
  670. card = CARD_FROM_CDEV(cdev);
  671. if (!IS_ERR(irb))
  672. return 0;
  673. switch (PTR_ERR(irb)) {
  674. case -EIO:
  675. QETH_DBF_MESSAGE(2, "%s i/o-error on device\n",
  676. dev_name(&cdev->dev));
  677. QETH_CARD_TEXT(card, 2, "ckirberr");
  678. QETH_CARD_TEXT_(card, 2, " rc%d", -EIO);
  679. break;
  680. case -ETIMEDOUT:
  681. dev_warn(&cdev->dev, "A hardware operation timed out"
  682. " on the device\n");
  683. QETH_CARD_TEXT(card, 2, "ckirberr");
  684. QETH_CARD_TEXT_(card, 2, " rc%d", -ETIMEDOUT);
  685. if (intparm == QETH_RCD_PARM) {
  686. if (card && (card->data.ccwdev == cdev)) {
  687. card->data.state = CH_STATE_DOWN;
  688. wake_up(&card->wait_q);
  689. }
  690. }
  691. break;
  692. default:
  693. QETH_DBF_MESSAGE(2, "%s unknown error %ld on device\n",
  694. dev_name(&cdev->dev), PTR_ERR(irb));
  695. QETH_CARD_TEXT(card, 2, "ckirberr");
  696. QETH_CARD_TEXT(card, 2, " rc???");
  697. }
  698. return PTR_ERR(irb);
  699. }
  700. static void qeth_irq(struct ccw_device *cdev, unsigned long intparm,
  701. struct irb *irb)
  702. {
  703. int rc;
  704. int cstat, dstat;
  705. struct qeth_cmd_buffer *buffer;
  706. struct qeth_channel *channel;
  707. struct qeth_card *card;
  708. struct qeth_cmd_buffer *iob;
  709. __u8 index;
  710. if (__qeth_check_irb_error(cdev, intparm, irb))
  711. return;
  712. cstat = irb->scsw.cmd.cstat;
  713. dstat = irb->scsw.cmd.dstat;
  714. card = CARD_FROM_CDEV(cdev);
  715. if (!card)
  716. return;
  717. QETH_CARD_TEXT(card, 5, "irq");
  718. if (card->read.ccwdev == cdev) {
  719. channel = &card->read;
  720. QETH_CARD_TEXT(card, 5, "read");
  721. } else if (card->write.ccwdev == cdev) {
  722. channel = &card->write;
  723. QETH_CARD_TEXT(card, 5, "write");
  724. } else {
  725. channel = &card->data;
  726. QETH_CARD_TEXT(card, 5, "data");
  727. }
  728. atomic_set(&channel->irq_pending, 0);
  729. if (irb->scsw.cmd.fctl & (SCSW_FCTL_CLEAR_FUNC))
  730. channel->state = CH_STATE_STOPPED;
  731. if (irb->scsw.cmd.fctl & (SCSW_FCTL_HALT_FUNC))
  732. channel->state = CH_STATE_HALTED;
  733. /*let's wake up immediately on data channel*/
  734. if ((channel == &card->data) && (intparm != 0) &&
  735. (intparm != QETH_RCD_PARM))
  736. goto out;
  737. if (intparm == QETH_CLEAR_CHANNEL_PARM) {
  738. QETH_CARD_TEXT(card, 6, "clrchpar");
  739. /* we don't have to handle this further */
  740. intparm = 0;
  741. }
  742. if (intparm == QETH_HALT_CHANNEL_PARM) {
  743. QETH_CARD_TEXT(card, 6, "hltchpar");
  744. /* we don't have to handle this further */
  745. intparm = 0;
  746. }
  747. if ((dstat & DEV_STAT_UNIT_EXCEP) ||
  748. (dstat & DEV_STAT_UNIT_CHECK) ||
  749. (cstat)) {
  750. if (irb->esw.esw0.erw.cons) {
  751. dev_warn(&channel->ccwdev->dev,
  752. "The qeth device driver failed to recover "
  753. "an error on the device\n");
  754. QETH_DBF_MESSAGE(2, "%s sense data available. cstat "
  755. "0x%X dstat 0x%X\n",
  756. dev_name(&channel->ccwdev->dev), cstat, dstat);
  757. print_hex_dump(KERN_WARNING, "qeth: irb ",
  758. DUMP_PREFIX_OFFSET, 16, 1, irb, 32, 1);
  759. print_hex_dump(KERN_WARNING, "qeth: sense data ",
  760. DUMP_PREFIX_OFFSET, 16, 1, irb->ecw, 32, 1);
  761. }
  762. if (intparm == QETH_RCD_PARM) {
  763. channel->state = CH_STATE_DOWN;
  764. goto out;
  765. }
  766. rc = qeth_get_problem(cdev, irb);
  767. if (rc) {
  768. qeth_clear_ipacmd_list(card);
  769. qeth_schedule_recovery(card);
  770. goto out;
  771. }
  772. }
  773. if (intparm == QETH_RCD_PARM) {
  774. channel->state = CH_STATE_RCD_DONE;
  775. goto out;
  776. }
  777. if (intparm) {
  778. buffer = (struct qeth_cmd_buffer *) __va((addr_t)intparm);
  779. buffer->state = BUF_STATE_PROCESSED;
  780. }
  781. if (channel == &card->data)
  782. return;
  783. if (channel == &card->read &&
  784. channel->state == CH_STATE_UP)
  785. qeth_issue_next_read(card);
  786. iob = channel->iob;
  787. index = channel->buf_no;
  788. while (iob[index].state == BUF_STATE_PROCESSED) {
  789. if (iob[index].callback != NULL)
  790. iob[index].callback(channel, iob + index);
  791. index = (index + 1) % QETH_CMD_BUFFER_NO;
  792. }
  793. channel->buf_no = index;
  794. out:
  795. wake_up(&card->wait_q);
  796. return;
  797. }
  798. static void qeth_clear_output_buffer(struct qeth_qdio_out_q *queue,
  799. struct qeth_qdio_out_buffer *buf)
  800. {
  801. int i;
  802. struct sk_buff *skb;
  803. /* is PCI flag set on buffer? */
  804. if (buf->buffer->element[0].sflags & SBAL_SFLAGS0_PCI_REQ)
  805. atomic_dec(&queue->set_pci_flags_count);
  806. skb = skb_dequeue(&buf->skb_list);
  807. while (skb) {
  808. atomic_dec(&skb->users);
  809. dev_kfree_skb_any(skb);
  810. skb = skb_dequeue(&buf->skb_list);
  811. }
  812. for (i = 0; i < QETH_MAX_BUFFER_ELEMENTS(queue->card); ++i) {
  813. if (buf->buffer->element[i].addr && buf->is_header[i])
  814. kmem_cache_free(qeth_core_header_cache,
  815. buf->buffer->element[i].addr);
  816. buf->is_header[i] = 0;
  817. buf->buffer->element[i].length = 0;
  818. buf->buffer->element[i].addr = NULL;
  819. buf->buffer->element[i].eflags = 0;
  820. buf->buffer->element[i].sflags = 0;
  821. }
  822. buf->buffer->element[15].eflags = 0;
  823. buf->buffer->element[15].sflags = 0;
  824. buf->next_element_to_fill = 0;
  825. atomic_set(&buf->state, QETH_QDIO_BUF_EMPTY);
  826. }
  827. void qeth_clear_qdio_buffers(struct qeth_card *card)
  828. {
  829. int i, j;
  830. QETH_CARD_TEXT(card, 2, "clearqdbf");
  831. /* clear outbound buffers to free skbs */
  832. for (i = 0; i < card->qdio.no_out_queues; ++i)
  833. if (card->qdio.out_qs[i]) {
  834. for (j = 0; j < QDIO_MAX_BUFFERS_PER_Q; ++j)
  835. qeth_clear_output_buffer(card->qdio.out_qs[i],
  836. &card->qdio.out_qs[i]->bufs[j]);
  837. }
  838. }
  839. EXPORT_SYMBOL_GPL(qeth_clear_qdio_buffers);
  840. static void qeth_free_buffer_pool(struct qeth_card *card)
  841. {
  842. struct qeth_buffer_pool_entry *pool_entry, *tmp;
  843. int i = 0;
  844. list_for_each_entry_safe(pool_entry, tmp,
  845. &card->qdio.init_pool.entry_list, init_list){
  846. for (i = 0; i < QETH_MAX_BUFFER_ELEMENTS(card); ++i)
  847. free_page((unsigned long)pool_entry->elements[i]);
  848. list_del(&pool_entry->init_list);
  849. kfree(pool_entry);
  850. }
  851. }
  852. static void qeth_free_qdio_buffers(struct qeth_card *card)
  853. {
  854. int i, j;
  855. if (atomic_xchg(&card->qdio.state, QETH_QDIO_UNINITIALIZED) ==
  856. QETH_QDIO_UNINITIALIZED)
  857. return;
  858. kfree(card->qdio.in_q);
  859. card->qdio.in_q = NULL;
  860. /* inbound buffer pool */
  861. qeth_free_buffer_pool(card);
  862. /* free outbound qdio_qs */
  863. if (card->qdio.out_qs) {
  864. for (i = 0; i < card->qdio.no_out_queues; ++i) {
  865. for (j = 0; j < QDIO_MAX_BUFFERS_PER_Q; ++j)
  866. qeth_clear_output_buffer(card->qdio.out_qs[i],
  867. &card->qdio.out_qs[i]->bufs[j]);
  868. kfree(card->qdio.out_qs[i]);
  869. }
  870. kfree(card->qdio.out_qs);
  871. card->qdio.out_qs = NULL;
  872. }
  873. }
  874. static void qeth_clean_channel(struct qeth_channel *channel)
  875. {
  876. int cnt;
  877. QETH_DBF_TEXT(SETUP, 2, "freech");
  878. for (cnt = 0; cnt < QETH_CMD_BUFFER_NO; cnt++)
  879. kfree(channel->iob[cnt].data);
  880. }
  881. static void qeth_get_channel_path_desc(struct qeth_card *card)
  882. {
  883. struct ccw_device *ccwdev;
  884. struct channelPath_dsc {
  885. u8 flags;
  886. u8 lsn;
  887. u8 desc;
  888. u8 chpid;
  889. u8 swla;
  890. u8 zeroes;
  891. u8 chla;
  892. u8 chpp;
  893. } *chp_dsc;
  894. QETH_DBF_TEXT(SETUP, 2, "chp_desc");
  895. ccwdev = card->data.ccwdev;
  896. chp_dsc = (struct channelPath_dsc *)ccw_device_get_chp_desc(ccwdev, 0);
  897. if (chp_dsc != NULL) {
  898. if (card->info.type != QETH_CARD_TYPE_IQD) {
  899. /* CHPP field bit 6 == 1 -> single queue */
  900. if ((chp_dsc->chpp & 0x02) == 0x02) {
  901. if ((atomic_read(&card->qdio.state) !=
  902. QETH_QDIO_UNINITIALIZED) &&
  903. (card->qdio.no_out_queues == 4))
  904. /* change from 4 to 1 outbound queues */
  905. qeth_free_qdio_buffers(card);
  906. card->qdio.no_out_queues = 1;
  907. if (card->qdio.default_out_queue != 0)
  908. dev_info(&card->gdev->dev,
  909. "Priority Queueing not supported\n");
  910. card->qdio.default_out_queue = 0;
  911. } else {
  912. if ((atomic_read(&card->qdio.state) !=
  913. QETH_QDIO_UNINITIALIZED) &&
  914. (card->qdio.no_out_queues == 1)) {
  915. /* change from 1 to 4 outbound queues */
  916. qeth_free_qdio_buffers(card);
  917. card->qdio.default_out_queue = 2;
  918. }
  919. card->qdio.no_out_queues = 4;
  920. }
  921. }
  922. card->info.func_level = 0x4100 + chp_dsc->desc;
  923. kfree(chp_dsc);
  924. }
  925. QETH_DBF_TEXT_(SETUP, 2, "nr:%x", card->qdio.no_out_queues);
  926. QETH_DBF_TEXT_(SETUP, 2, "lvl:%02x", card->info.func_level);
  927. return;
  928. }
  929. static void qeth_init_qdio_info(struct qeth_card *card)
  930. {
  931. QETH_DBF_TEXT(SETUP, 4, "intqdinf");
  932. atomic_set(&card->qdio.state, QETH_QDIO_UNINITIALIZED);
  933. /* inbound */
  934. card->qdio.in_buf_size = QETH_IN_BUF_SIZE_DEFAULT;
  935. if (card->info.type == QETH_CARD_TYPE_IQD)
  936. card->qdio.init_pool.buf_count = QETH_IN_BUF_COUNT_HSDEFAULT;
  937. else
  938. card->qdio.init_pool.buf_count = QETH_IN_BUF_COUNT_DEFAULT;
  939. card->qdio.in_buf_pool.buf_count = card->qdio.init_pool.buf_count;
  940. INIT_LIST_HEAD(&card->qdio.in_buf_pool.entry_list);
  941. INIT_LIST_HEAD(&card->qdio.init_pool.entry_list);
  942. }
  943. static void qeth_set_intial_options(struct qeth_card *card)
  944. {
  945. card->options.route4.type = NO_ROUTER;
  946. card->options.route6.type = NO_ROUTER;
  947. card->options.broadcast_mode = QETH_TR_BROADCAST_ALLRINGS;
  948. card->options.macaddr_mode = QETH_TR_MACADDR_NONCANONICAL;
  949. card->options.fake_broadcast = 0;
  950. card->options.add_hhlen = DEFAULT_ADD_HHLEN;
  951. card->options.performance_stats = 0;
  952. card->options.rx_sg_cb = QETH_RX_SG_CB;
  953. card->options.isolation = ISOLATION_MODE_NONE;
  954. }
  955. static int qeth_do_start_thread(struct qeth_card *card, unsigned long thread)
  956. {
  957. unsigned long flags;
  958. int rc = 0;
  959. spin_lock_irqsave(&card->thread_mask_lock, flags);
  960. QETH_CARD_TEXT_(card, 4, " %02x%02x%02x",
  961. (u8) card->thread_start_mask,
  962. (u8) card->thread_allowed_mask,
  963. (u8) card->thread_running_mask);
  964. rc = (card->thread_start_mask & thread);
  965. spin_unlock_irqrestore(&card->thread_mask_lock, flags);
  966. return rc;
  967. }
  968. static void qeth_start_kernel_thread(struct work_struct *work)
  969. {
  970. struct qeth_card *card = container_of(work, struct qeth_card,
  971. kernel_thread_starter);
  972. QETH_CARD_TEXT(card , 2, "strthrd");
  973. if (card->read.state != CH_STATE_UP &&
  974. card->write.state != CH_STATE_UP)
  975. return;
  976. if (qeth_do_start_thread(card, QETH_RECOVER_THREAD))
  977. kthread_run(card->discipline.recover, (void *) card,
  978. "qeth_recover");
  979. }
  980. static int qeth_setup_card(struct qeth_card *card)
  981. {
  982. QETH_DBF_TEXT(SETUP, 2, "setupcrd");
  983. QETH_DBF_HEX(SETUP, 2, &card, sizeof(void *));
  984. card->read.state = CH_STATE_DOWN;
  985. card->write.state = CH_STATE_DOWN;
  986. card->data.state = CH_STATE_DOWN;
  987. card->state = CARD_STATE_DOWN;
  988. card->lan_online = 0;
  989. card->read_or_write_problem = 0;
  990. card->dev = NULL;
  991. spin_lock_init(&card->vlanlock);
  992. spin_lock_init(&card->mclock);
  993. spin_lock_init(&card->lock);
  994. spin_lock_init(&card->ip_lock);
  995. spin_lock_init(&card->thread_mask_lock);
  996. mutex_init(&card->conf_mutex);
  997. mutex_init(&card->discipline_mutex);
  998. card->thread_start_mask = 0;
  999. card->thread_allowed_mask = 0;
  1000. card->thread_running_mask = 0;
  1001. INIT_WORK(&card->kernel_thread_starter, qeth_start_kernel_thread);
  1002. INIT_LIST_HEAD(&card->ip_list);
  1003. INIT_LIST_HEAD(card->ip_tbd_list);
  1004. INIT_LIST_HEAD(&card->cmd_waiter_list);
  1005. init_waitqueue_head(&card->wait_q);
  1006. /* initial options */
  1007. qeth_set_intial_options(card);
  1008. /* IP address takeover */
  1009. INIT_LIST_HEAD(&card->ipato.entries);
  1010. card->ipato.enabled = 0;
  1011. card->ipato.invert4 = 0;
  1012. card->ipato.invert6 = 0;
  1013. /* init QDIO stuff */
  1014. qeth_init_qdio_info(card);
  1015. return 0;
  1016. }
  1017. static void qeth_core_sl_print(struct seq_file *m, struct service_level *slr)
  1018. {
  1019. struct qeth_card *card = container_of(slr, struct qeth_card,
  1020. qeth_service_level);
  1021. if (card->info.mcl_level[0])
  1022. seq_printf(m, "qeth: %s firmware level %s\n",
  1023. CARD_BUS_ID(card), card->info.mcl_level);
  1024. }
  1025. static struct qeth_card *qeth_alloc_card(void)
  1026. {
  1027. struct qeth_card *card;
  1028. QETH_DBF_TEXT(SETUP, 2, "alloccrd");
  1029. card = kzalloc(sizeof(struct qeth_card), GFP_DMA|GFP_KERNEL);
  1030. if (!card)
  1031. goto out;
  1032. QETH_DBF_HEX(SETUP, 2, &card, sizeof(void *));
  1033. card->ip_tbd_list = kmalloc(sizeof(struct list_head), GFP_KERNEL);
  1034. if (!card->ip_tbd_list) {
  1035. QETH_DBF_TEXT(SETUP, 0, "iptbdnom");
  1036. goto out_card;
  1037. }
  1038. if (qeth_setup_channel(&card->read))
  1039. goto out_ip;
  1040. if (qeth_setup_channel(&card->write))
  1041. goto out_channel;
  1042. card->options.layer2 = -1;
  1043. card->qeth_service_level.seq_print = qeth_core_sl_print;
  1044. register_service_level(&card->qeth_service_level);
  1045. return card;
  1046. out_channel:
  1047. qeth_clean_channel(&card->read);
  1048. out_ip:
  1049. kfree(card->ip_tbd_list);
  1050. out_card:
  1051. kfree(card);
  1052. out:
  1053. return NULL;
  1054. }
  1055. static int qeth_determine_card_type(struct qeth_card *card)
  1056. {
  1057. int i = 0;
  1058. QETH_DBF_TEXT(SETUP, 2, "detcdtyp");
  1059. card->qdio.do_prio_queueing = QETH_PRIOQ_DEFAULT;
  1060. card->qdio.default_out_queue = QETH_DEFAULT_QUEUE;
  1061. while (known_devices[i][QETH_DEV_MODEL_IND]) {
  1062. if ((CARD_RDEV(card)->id.dev_type ==
  1063. known_devices[i][QETH_DEV_TYPE_IND]) &&
  1064. (CARD_RDEV(card)->id.dev_model ==
  1065. known_devices[i][QETH_DEV_MODEL_IND])) {
  1066. card->info.type = known_devices[i][QETH_DEV_MODEL_IND];
  1067. card->qdio.no_out_queues =
  1068. known_devices[i][QETH_QUEUE_NO_IND];
  1069. card->info.is_multicast_different =
  1070. known_devices[i][QETH_MULTICAST_IND];
  1071. qeth_get_channel_path_desc(card);
  1072. return 0;
  1073. }
  1074. i++;
  1075. }
  1076. card->info.type = QETH_CARD_TYPE_UNKNOWN;
  1077. dev_err(&card->gdev->dev, "The adapter hardware is of an "
  1078. "unknown type\n");
  1079. return -ENOENT;
  1080. }
  1081. static int qeth_clear_channel(struct qeth_channel *channel)
  1082. {
  1083. unsigned long flags;
  1084. struct qeth_card *card;
  1085. int rc;
  1086. card = CARD_FROM_CDEV(channel->ccwdev);
  1087. QETH_CARD_TEXT(card, 3, "clearch");
  1088. spin_lock_irqsave(get_ccwdev_lock(channel->ccwdev), flags);
  1089. rc = ccw_device_clear(channel->ccwdev, QETH_CLEAR_CHANNEL_PARM);
  1090. spin_unlock_irqrestore(get_ccwdev_lock(channel->ccwdev), flags);
  1091. if (rc)
  1092. return rc;
  1093. rc = wait_event_interruptible_timeout(card->wait_q,
  1094. channel->state == CH_STATE_STOPPED, QETH_TIMEOUT);
  1095. if (rc == -ERESTARTSYS)
  1096. return rc;
  1097. if (channel->state != CH_STATE_STOPPED)
  1098. return -ETIME;
  1099. channel->state = CH_STATE_DOWN;
  1100. return 0;
  1101. }
  1102. static int qeth_halt_channel(struct qeth_channel *channel)
  1103. {
  1104. unsigned long flags;
  1105. struct qeth_card *card;
  1106. int rc;
  1107. card = CARD_FROM_CDEV(channel->ccwdev);
  1108. QETH_CARD_TEXT(card, 3, "haltch");
  1109. spin_lock_irqsave(get_ccwdev_lock(channel->ccwdev), flags);
  1110. rc = ccw_device_halt(channel->ccwdev, QETH_HALT_CHANNEL_PARM);
  1111. spin_unlock_irqrestore(get_ccwdev_lock(channel->ccwdev), flags);
  1112. if (rc)
  1113. return rc;
  1114. rc = wait_event_interruptible_timeout(card->wait_q,
  1115. channel->state == CH_STATE_HALTED, QETH_TIMEOUT);
  1116. if (rc == -ERESTARTSYS)
  1117. return rc;
  1118. if (channel->state != CH_STATE_HALTED)
  1119. return -ETIME;
  1120. return 0;
  1121. }
  1122. static int qeth_halt_channels(struct qeth_card *card)
  1123. {
  1124. int rc1 = 0, rc2 = 0, rc3 = 0;
  1125. QETH_CARD_TEXT(card, 3, "haltchs");
  1126. rc1 = qeth_halt_channel(&card->read);
  1127. rc2 = qeth_halt_channel(&card->write);
  1128. rc3 = qeth_halt_channel(&card->data);
  1129. if (rc1)
  1130. return rc1;
  1131. if (rc2)
  1132. return rc2;
  1133. return rc3;
  1134. }
  1135. static int qeth_clear_channels(struct qeth_card *card)
  1136. {
  1137. int rc1 = 0, rc2 = 0, rc3 = 0;
  1138. QETH_CARD_TEXT(card, 3, "clearchs");
  1139. rc1 = qeth_clear_channel(&card->read);
  1140. rc2 = qeth_clear_channel(&card->write);
  1141. rc3 = qeth_clear_channel(&card->data);
  1142. if (rc1)
  1143. return rc1;
  1144. if (rc2)
  1145. return rc2;
  1146. return rc3;
  1147. }
  1148. static int qeth_clear_halt_card(struct qeth_card *card, int halt)
  1149. {
  1150. int rc = 0;
  1151. QETH_CARD_TEXT(card, 3, "clhacrd");
  1152. if (halt)
  1153. rc = qeth_halt_channels(card);
  1154. if (rc)
  1155. return rc;
  1156. return qeth_clear_channels(card);
  1157. }
  1158. int qeth_qdio_clear_card(struct qeth_card *card, int use_halt)
  1159. {
  1160. int rc = 0;
  1161. QETH_CARD_TEXT(card, 3, "qdioclr");
  1162. switch (atomic_cmpxchg(&card->qdio.state, QETH_QDIO_ESTABLISHED,
  1163. QETH_QDIO_CLEANING)) {
  1164. case QETH_QDIO_ESTABLISHED:
  1165. if (card->info.type == QETH_CARD_TYPE_IQD)
  1166. rc = qdio_shutdown(CARD_DDEV(card),
  1167. QDIO_FLAG_CLEANUP_USING_HALT);
  1168. else
  1169. rc = qdio_shutdown(CARD_DDEV(card),
  1170. QDIO_FLAG_CLEANUP_USING_CLEAR);
  1171. if (rc)
  1172. QETH_CARD_TEXT_(card, 3, "1err%d", rc);
  1173. qdio_free(CARD_DDEV(card));
  1174. atomic_set(&card->qdio.state, QETH_QDIO_ALLOCATED);
  1175. break;
  1176. case QETH_QDIO_CLEANING:
  1177. return rc;
  1178. default:
  1179. break;
  1180. }
  1181. rc = qeth_clear_halt_card(card, use_halt);
  1182. if (rc)
  1183. QETH_CARD_TEXT_(card, 3, "2err%d", rc);
  1184. card->state = CARD_STATE_DOWN;
  1185. return rc;
  1186. }
  1187. EXPORT_SYMBOL_GPL(qeth_qdio_clear_card);
  1188. static int qeth_read_conf_data(struct qeth_card *card, void **buffer,
  1189. int *length)
  1190. {
  1191. struct ciw *ciw;
  1192. char *rcd_buf;
  1193. int ret;
  1194. struct qeth_channel *channel = &card->data;
  1195. unsigned long flags;
  1196. /*
  1197. * scan for RCD command in extended SenseID data
  1198. */
  1199. ciw = ccw_device_get_ciw(channel->ccwdev, CIW_TYPE_RCD);
  1200. if (!ciw || ciw->cmd == 0)
  1201. return -EOPNOTSUPP;
  1202. rcd_buf = kzalloc(ciw->count, GFP_KERNEL | GFP_DMA);
  1203. if (!rcd_buf)
  1204. return -ENOMEM;
  1205. channel->ccw.cmd_code = ciw->cmd;
  1206. channel->ccw.cda = (__u32) __pa(rcd_buf);
  1207. channel->ccw.count = ciw->count;
  1208. channel->ccw.flags = CCW_FLAG_SLI;
  1209. channel->state = CH_STATE_RCD;
  1210. spin_lock_irqsave(get_ccwdev_lock(channel->ccwdev), flags);
  1211. ret = ccw_device_start_timeout(channel->ccwdev, &channel->ccw,
  1212. QETH_RCD_PARM, LPM_ANYPATH, 0,
  1213. QETH_RCD_TIMEOUT);
  1214. spin_unlock_irqrestore(get_ccwdev_lock(channel->ccwdev), flags);
  1215. if (!ret)
  1216. wait_event(card->wait_q,
  1217. (channel->state == CH_STATE_RCD_DONE ||
  1218. channel->state == CH_STATE_DOWN));
  1219. if (channel->state == CH_STATE_DOWN)
  1220. ret = -EIO;
  1221. else
  1222. channel->state = CH_STATE_DOWN;
  1223. if (ret) {
  1224. kfree(rcd_buf);
  1225. *buffer = NULL;
  1226. *length = 0;
  1227. } else {
  1228. *length = ciw->count;
  1229. *buffer = rcd_buf;
  1230. }
  1231. return ret;
  1232. }
  1233. static void qeth_configure_unitaddr(struct qeth_card *card, char *prcd)
  1234. {
  1235. QETH_DBF_TEXT(SETUP, 2, "cfgunit");
  1236. card->info.chpid = prcd[30];
  1237. card->info.unit_addr2 = prcd[31];
  1238. card->info.cula = prcd[63];
  1239. card->info.guestlan = ((prcd[0x10] == _ascebc['V']) &&
  1240. (prcd[0x11] == _ascebc['M']));
  1241. }
  1242. static void qeth_configure_blkt_default(struct qeth_card *card, char *prcd)
  1243. {
  1244. QETH_DBF_TEXT(SETUP, 2, "cfgblkt");
  1245. if (prcd[74] == 0xF0 && prcd[75] == 0xF0 && prcd[76] == 0xF5) {
  1246. card->info.blkt.time_total = 250;
  1247. card->info.blkt.inter_packet = 5;
  1248. card->info.blkt.inter_packet_jumbo = 15;
  1249. } else {
  1250. card->info.blkt.time_total = 0;
  1251. card->info.blkt.inter_packet = 0;
  1252. card->info.blkt.inter_packet_jumbo = 0;
  1253. }
  1254. }
  1255. static void qeth_init_tokens(struct qeth_card *card)
  1256. {
  1257. card->token.issuer_rm_w = 0x00010103UL;
  1258. card->token.cm_filter_w = 0x00010108UL;
  1259. card->token.cm_connection_w = 0x0001010aUL;
  1260. card->token.ulp_filter_w = 0x0001010bUL;
  1261. card->token.ulp_connection_w = 0x0001010dUL;
  1262. }
  1263. static void qeth_init_func_level(struct qeth_card *card)
  1264. {
  1265. switch (card->info.type) {
  1266. case QETH_CARD_TYPE_IQD:
  1267. card->info.func_level = QETH_IDX_FUNC_LEVEL_IQD;
  1268. break;
  1269. case QETH_CARD_TYPE_OSD:
  1270. case QETH_CARD_TYPE_OSN:
  1271. card->info.func_level = QETH_IDX_FUNC_LEVEL_OSD;
  1272. break;
  1273. default:
  1274. break;
  1275. }
  1276. }
  1277. static int qeth_idx_activate_get_answer(struct qeth_channel *channel,
  1278. void (*idx_reply_cb)(struct qeth_channel *,
  1279. struct qeth_cmd_buffer *))
  1280. {
  1281. struct qeth_cmd_buffer *iob;
  1282. unsigned long flags;
  1283. int rc;
  1284. struct qeth_card *card;
  1285. QETH_DBF_TEXT(SETUP, 2, "idxanswr");
  1286. card = CARD_FROM_CDEV(channel->ccwdev);
  1287. iob = qeth_get_buffer(channel);
  1288. iob->callback = idx_reply_cb;
  1289. memcpy(&channel->ccw, READ_CCW, sizeof(struct ccw1));
  1290. channel->ccw.count = QETH_BUFSIZE;
  1291. channel->ccw.cda = (__u32) __pa(iob->data);
  1292. wait_event(card->wait_q,
  1293. atomic_cmpxchg(&channel->irq_pending, 0, 1) == 0);
  1294. QETH_DBF_TEXT(SETUP, 6, "noirqpnd");
  1295. spin_lock_irqsave(get_ccwdev_lock(channel->ccwdev), flags);
  1296. rc = ccw_device_start(channel->ccwdev,
  1297. &channel->ccw, (addr_t) iob, 0, 0);
  1298. spin_unlock_irqrestore(get_ccwdev_lock(channel->ccwdev), flags);
  1299. if (rc) {
  1300. QETH_DBF_MESSAGE(2, "Error2 in activating channel rc=%d\n", rc);
  1301. QETH_DBF_TEXT_(SETUP, 2, "2err%d", rc);
  1302. atomic_set(&channel->irq_pending, 0);
  1303. wake_up(&card->wait_q);
  1304. return rc;
  1305. }
  1306. rc = wait_event_interruptible_timeout(card->wait_q,
  1307. channel->state == CH_STATE_UP, QETH_TIMEOUT);
  1308. if (rc == -ERESTARTSYS)
  1309. return rc;
  1310. if (channel->state != CH_STATE_UP) {
  1311. rc = -ETIME;
  1312. QETH_DBF_TEXT_(SETUP, 2, "3err%d", rc);
  1313. qeth_clear_cmd_buffers(channel);
  1314. } else
  1315. rc = 0;
  1316. return rc;
  1317. }
  1318. static int qeth_idx_activate_channel(struct qeth_channel *channel,
  1319. void (*idx_reply_cb)(struct qeth_channel *,
  1320. struct qeth_cmd_buffer *))
  1321. {
  1322. struct qeth_card *card;
  1323. struct qeth_cmd_buffer *iob;
  1324. unsigned long flags;
  1325. __u16 temp;
  1326. __u8 tmp;
  1327. int rc;
  1328. struct ccw_dev_id temp_devid;
  1329. card = CARD_FROM_CDEV(channel->ccwdev);
  1330. QETH_DBF_TEXT(SETUP, 2, "idxactch");
  1331. iob = qeth_get_buffer(channel);
  1332. iob->callback = idx_reply_cb;
  1333. memcpy(&channel->ccw, WRITE_CCW, sizeof(struct ccw1));
  1334. channel->ccw.count = IDX_ACTIVATE_SIZE;
  1335. channel->ccw.cda = (__u32) __pa(iob->data);
  1336. if (channel == &card->write) {
  1337. memcpy(iob->data, IDX_ACTIVATE_WRITE, IDX_ACTIVATE_SIZE);
  1338. memcpy(QETH_TRANSPORT_HEADER_SEQ_NO(iob->data),
  1339. &card->seqno.trans_hdr, QETH_SEQ_NO_LENGTH);
  1340. card->seqno.trans_hdr++;
  1341. } else {
  1342. memcpy(iob->data, IDX_ACTIVATE_READ, IDX_ACTIVATE_SIZE);
  1343. memcpy(QETH_TRANSPORT_HEADER_SEQ_NO(iob->data),
  1344. &card->seqno.trans_hdr, QETH_SEQ_NO_LENGTH);
  1345. }
  1346. tmp = ((__u8)card->info.portno) | 0x80;
  1347. memcpy(QETH_IDX_ACT_PNO(iob->data), &tmp, 1);
  1348. memcpy(QETH_IDX_ACT_ISSUER_RM_TOKEN(iob->data),
  1349. &card->token.issuer_rm_w, QETH_MPC_TOKEN_LENGTH);
  1350. memcpy(QETH_IDX_ACT_FUNC_LEVEL(iob->data),
  1351. &card->info.func_level, sizeof(__u16));
  1352. ccw_device_get_id(CARD_DDEV(card), &temp_devid);
  1353. memcpy(QETH_IDX_ACT_QDIO_DEV_CUA(iob->data), &temp_devid.devno, 2);
  1354. temp = (card->info.cula << 8) + card->info.unit_addr2;
  1355. memcpy(QETH_IDX_ACT_QDIO_DEV_REALADDR(iob->data), &temp, 2);
  1356. wait_event(card->wait_q,
  1357. atomic_cmpxchg(&channel->irq_pending, 0, 1) == 0);
  1358. QETH_DBF_TEXT(SETUP, 6, "noirqpnd");
  1359. spin_lock_irqsave(get_ccwdev_lock(channel->ccwdev), flags);
  1360. rc = ccw_device_start(channel->ccwdev,
  1361. &channel->ccw, (addr_t) iob, 0, 0);
  1362. spin_unlock_irqrestore(get_ccwdev_lock(channel->ccwdev), flags);
  1363. if (rc) {
  1364. QETH_DBF_MESSAGE(2, "Error1 in activating channel. rc=%d\n",
  1365. rc);
  1366. QETH_DBF_TEXT_(SETUP, 2, "1err%d", rc);
  1367. atomic_set(&channel->irq_pending, 0);
  1368. wake_up(&card->wait_q);
  1369. return rc;
  1370. }
  1371. rc = wait_event_interruptible_timeout(card->wait_q,
  1372. channel->state == CH_STATE_ACTIVATING, QETH_TIMEOUT);
  1373. if (rc == -ERESTARTSYS)
  1374. return rc;
  1375. if (channel->state != CH_STATE_ACTIVATING) {
  1376. dev_warn(&channel->ccwdev->dev, "The qeth device driver"
  1377. " failed to recover an error on the device\n");
  1378. QETH_DBF_MESSAGE(2, "%s IDX activate timed out\n",
  1379. dev_name(&channel->ccwdev->dev));
  1380. QETH_DBF_TEXT_(SETUP, 2, "2err%d", -ETIME);
  1381. qeth_clear_cmd_buffers(channel);
  1382. return -ETIME;
  1383. }
  1384. return qeth_idx_activate_get_answer(channel, idx_reply_cb);
  1385. }
  1386. static int qeth_peer_func_level(int level)
  1387. {
  1388. if ((level & 0xff) == 8)
  1389. return (level & 0xff) + 0x400;
  1390. if (((level >> 8) & 3) == 1)
  1391. return (level & 0xff) + 0x200;
  1392. return level;
  1393. }
  1394. static void qeth_idx_write_cb(struct qeth_channel *channel,
  1395. struct qeth_cmd_buffer *iob)
  1396. {
  1397. struct qeth_card *card;
  1398. __u16 temp;
  1399. QETH_DBF_TEXT(SETUP , 2, "idxwrcb");
  1400. if (channel->state == CH_STATE_DOWN) {
  1401. channel->state = CH_STATE_ACTIVATING;
  1402. goto out;
  1403. }
  1404. card = CARD_FROM_CDEV(channel->ccwdev);
  1405. if (!(QETH_IS_IDX_ACT_POS_REPLY(iob->data))) {
  1406. if (QETH_IDX_ACT_CAUSE_CODE(iob->data) == QETH_IDX_ACT_ERR_EXCL)
  1407. dev_err(&card->write.ccwdev->dev,
  1408. "The adapter is used exclusively by another "
  1409. "host\n");
  1410. else
  1411. QETH_DBF_MESSAGE(2, "%s IDX_ACTIVATE on write channel:"
  1412. " negative reply\n",
  1413. dev_name(&card->write.ccwdev->dev));
  1414. goto out;
  1415. }
  1416. memcpy(&temp, QETH_IDX_ACT_FUNC_LEVEL(iob->data), 2);
  1417. if ((temp & ~0x0100) != qeth_peer_func_level(card->info.func_level)) {
  1418. QETH_DBF_MESSAGE(2, "%s IDX_ACTIVATE on write channel: "
  1419. "function level mismatch (sent: 0x%x, received: "
  1420. "0x%x)\n", dev_name(&card->write.ccwdev->dev),
  1421. card->info.func_level, temp);
  1422. goto out;
  1423. }
  1424. channel->state = CH_STATE_UP;
  1425. out:
  1426. qeth_release_buffer(channel, iob);
  1427. }
  1428. static void qeth_idx_read_cb(struct qeth_channel *channel,
  1429. struct qeth_cmd_buffer *iob)
  1430. {
  1431. struct qeth_card *card;
  1432. __u16 temp;
  1433. QETH_DBF_TEXT(SETUP , 2, "idxrdcb");
  1434. if (channel->state == CH_STATE_DOWN) {
  1435. channel->state = CH_STATE_ACTIVATING;
  1436. goto out;
  1437. }
  1438. card = CARD_FROM_CDEV(channel->ccwdev);
  1439. if (qeth_check_idx_response(card, iob->data))
  1440. goto out;
  1441. if (!(QETH_IS_IDX_ACT_POS_REPLY(iob->data))) {
  1442. switch (QETH_IDX_ACT_CAUSE_CODE(iob->data)) {
  1443. case QETH_IDX_ACT_ERR_EXCL:
  1444. dev_err(&card->write.ccwdev->dev,
  1445. "The adapter is used exclusively by another "
  1446. "host\n");
  1447. break;
  1448. case QETH_IDX_ACT_ERR_AUTH:
  1449. case QETH_IDX_ACT_ERR_AUTH_USER:
  1450. dev_err(&card->read.ccwdev->dev,
  1451. "Setting the device online failed because of "
  1452. "insufficient authorization\n");
  1453. break;
  1454. default:
  1455. QETH_DBF_MESSAGE(2, "%s IDX_ACTIVATE on read channel:"
  1456. " negative reply\n",
  1457. dev_name(&card->read.ccwdev->dev));
  1458. }
  1459. QETH_CARD_TEXT_(card, 2, "idxread%c",
  1460. QETH_IDX_ACT_CAUSE_CODE(iob->data));
  1461. goto out;
  1462. }
  1463. /**
  1464. * * temporary fix for microcode bug
  1465. * * to revert it,replace OR by AND
  1466. * */
  1467. if ((!QETH_IDX_NO_PORTNAME_REQUIRED(iob->data)) ||
  1468. (card->info.type == QETH_CARD_TYPE_OSD))
  1469. card->info.portname_required = 1;
  1470. memcpy(&temp, QETH_IDX_ACT_FUNC_LEVEL(iob->data), 2);
  1471. if (temp != qeth_peer_func_level(card->info.func_level)) {
  1472. QETH_DBF_MESSAGE(2, "%s IDX_ACTIVATE on read channel: function "
  1473. "level mismatch (sent: 0x%x, received: 0x%x)\n",
  1474. dev_name(&card->read.ccwdev->dev),
  1475. card->info.func_level, temp);
  1476. goto out;
  1477. }
  1478. memcpy(&card->token.issuer_rm_r,
  1479. QETH_IDX_ACT_ISSUER_RM_TOKEN(iob->data),
  1480. QETH_MPC_TOKEN_LENGTH);
  1481. memcpy(&card->info.mcl_level[0],
  1482. QETH_IDX_REPLY_LEVEL(iob->data), QETH_MCL_LENGTH);
  1483. channel->state = CH_STATE_UP;
  1484. out:
  1485. qeth_release_buffer(channel, iob);
  1486. }
  1487. void qeth_prepare_control_data(struct qeth_card *card, int len,
  1488. struct qeth_cmd_buffer *iob)
  1489. {
  1490. qeth_setup_ccw(&card->write, iob->data, len);
  1491. iob->callback = qeth_release_buffer;
  1492. memcpy(QETH_TRANSPORT_HEADER_SEQ_NO(iob->data),
  1493. &card->seqno.trans_hdr, QETH_SEQ_NO_LENGTH);
  1494. card->seqno.trans_hdr++;
  1495. memcpy(QETH_PDU_HEADER_SEQ_NO(iob->data),
  1496. &card->seqno.pdu_hdr, QETH_SEQ_NO_LENGTH);
  1497. card->seqno.pdu_hdr++;
  1498. memcpy(QETH_PDU_HEADER_ACK_SEQ_NO(iob->data),
  1499. &card->seqno.pdu_hdr_ack, QETH_SEQ_NO_LENGTH);
  1500. QETH_DBF_HEX(CTRL, 2, iob->data, QETH_DBF_CTRL_LEN);
  1501. }
  1502. EXPORT_SYMBOL_GPL(qeth_prepare_control_data);
  1503. int qeth_send_control_data(struct qeth_card *card, int len,
  1504. struct qeth_cmd_buffer *iob,
  1505. int (*reply_cb)(struct qeth_card *, struct qeth_reply *,
  1506. unsigned long),
  1507. void *reply_param)
  1508. {
  1509. int rc;
  1510. unsigned long flags;
  1511. struct qeth_reply *reply = NULL;
  1512. unsigned long timeout, event_timeout;
  1513. struct qeth_ipa_cmd *cmd;
  1514. QETH_CARD_TEXT(card, 2, "sendctl");
  1515. if (card->read_or_write_problem) {
  1516. qeth_release_buffer(iob->channel, iob);
  1517. return -EIO;
  1518. }
  1519. reply = qeth_alloc_reply(card);
  1520. if (!reply) {
  1521. return -ENOMEM;
  1522. }
  1523. reply->callback = reply_cb;
  1524. reply->param = reply_param;
  1525. if (card->state == CARD_STATE_DOWN)
  1526. reply->seqno = QETH_IDX_COMMAND_SEQNO;
  1527. else
  1528. reply->seqno = card->seqno.ipa++;
  1529. init_waitqueue_head(&reply->wait_q);
  1530. spin_lock_irqsave(&card->lock, flags);
  1531. list_add_tail(&reply->list, &card->cmd_waiter_list);
  1532. spin_unlock_irqrestore(&card->lock, flags);
  1533. QETH_DBF_HEX(CTRL, 2, iob->data, QETH_DBF_CTRL_LEN);
  1534. while (atomic_cmpxchg(&card->write.irq_pending, 0, 1)) ;
  1535. qeth_prepare_control_data(card, len, iob);
  1536. if (IS_IPA(iob->data))
  1537. event_timeout = QETH_IPA_TIMEOUT;
  1538. else
  1539. event_timeout = QETH_TIMEOUT;
  1540. timeout = jiffies + event_timeout;
  1541. QETH_CARD_TEXT(card, 6, "noirqpnd");
  1542. spin_lock_irqsave(get_ccwdev_lock(card->write.ccwdev), flags);
  1543. rc = ccw_device_start(card->write.ccwdev, &card->write.ccw,
  1544. (addr_t) iob, 0, 0);
  1545. spin_unlock_irqrestore(get_ccwdev_lock(card->write.ccwdev), flags);
  1546. if (rc) {
  1547. QETH_DBF_MESSAGE(2, "%s qeth_send_control_data: "
  1548. "ccw_device_start rc = %i\n",
  1549. dev_name(&card->write.ccwdev->dev), rc);
  1550. QETH_CARD_TEXT_(card, 2, " err%d", rc);
  1551. spin_lock_irqsave(&card->lock, flags);
  1552. list_del_init(&reply->list);
  1553. qeth_put_reply(reply);
  1554. spin_unlock_irqrestore(&card->lock, flags);
  1555. qeth_release_buffer(iob->channel, iob);
  1556. atomic_set(&card->write.irq_pending, 0);
  1557. wake_up(&card->wait_q);
  1558. return rc;
  1559. }
  1560. /* we have only one long running ipassist, since we can ensure
  1561. process context of this command we can sleep */
  1562. cmd = (struct qeth_ipa_cmd *)(iob->data+IPA_PDU_HEADER_SIZE);
  1563. if ((cmd->hdr.command == IPA_CMD_SETIP) &&
  1564. (cmd->hdr.prot_version == QETH_PROT_IPV4)) {
  1565. if (!wait_event_timeout(reply->wait_q,
  1566. atomic_read(&reply->received), event_timeout))
  1567. goto time_err;
  1568. } else {
  1569. while (!atomic_read(&reply->received)) {
  1570. if (time_after(jiffies, timeout))
  1571. goto time_err;
  1572. cpu_relax();
  1573. };
  1574. }
  1575. if (reply->rc == -EIO)
  1576. goto error;
  1577. rc = reply->rc;
  1578. qeth_put_reply(reply);
  1579. return rc;
  1580. time_err:
  1581. reply->rc = -ETIME;
  1582. spin_lock_irqsave(&reply->card->lock, flags);
  1583. list_del_init(&reply->list);
  1584. spin_unlock_irqrestore(&reply->card->lock, flags);
  1585. atomic_inc(&reply->received);
  1586. error:
  1587. atomic_set(&card->write.irq_pending, 0);
  1588. qeth_release_buffer(iob->channel, iob);
  1589. card->write.buf_no = (card->write.buf_no + 1) % QETH_CMD_BUFFER_NO;
  1590. rc = reply->rc;
  1591. qeth_put_reply(reply);
  1592. return rc;
  1593. }
  1594. EXPORT_SYMBOL_GPL(qeth_send_control_data);
  1595. static int qeth_cm_enable_cb(struct qeth_card *card, struct qeth_reply *reply,
  1596. unsigned long data)
  1597. {
  1598. struct qeth_cmd_buffer *iob;
  1599. QETH_DBF_TEXT(SETUP, 2, "cmenblcb");
  1600. iob = (struct qeth_cmd_buffer *) data;
  1601. memcpy(&card->token.cm_filter_r,
  1602. QETH_CM_ENABLE_RESP_FILTER_TOKEN(iob->data),
  1603. QETH_MPC_TOKEN_LENGTH);
  1604. QETH_DBF_TEXT_(SETUP, 2, " rc%d", iob->rc);
  1605. return 0;
  1606. }
  1607. static int qeth_cm_enable(struct qeth_card *card)
  1608. {
  1609. int rc;
  1610. struct qeth_cmd_buffer *iob;
  1611. QETH_DBF_TEXT(SETUP, 2, "cmenable");
  1612. iob = qeth_wait_for_buffer(&card->write);
  1613. memcpy(iob->data, CM_ENABLE, CM_ENABLE_SIZE);
  1614. memcpy(QETH_CM_ENABLE_ISSUER_RM_TOKEN(iob->data),
  1615. &card->token.issuer_rm_r, QETH_MPC_TOKEN_LENGTH);
  1616. memcpy(QETH_CM_ENABLE_FILTER_TOKEN(iob->data),
  1617. &card->token.cm_filter_w, QETH_MPC_TOKEN_LENGTH);
  1618. rc = qeth_send_control_data(card, CM_ENABLE_SIZE, iob,
  1619. qeth_cm_enable_cb, NULL);
  1620. return rc;
  1621. }
  1622. static int qeth_cm_setup_cb(struct qeth_card *card, struct qeth_reply *reply,
  1623. unsigned long data)
  1624. {
  1625. struct qeth_cmd_buffer *iob;
  1626. QETH_DBF_TEXT(SETUP, 2, "cmsetpcb");
  1627. iob = (struct qeth_cmd_buffer *) data;
  1628. memcpy(&card->token.cm_connection_r,
  1629. QETH_CM_SETUP_RESP_DEST_ADDR(iob->data),
  1630. QETH_MPC_TOKEN_LENGTH);
  1631. QETH_DBF_TEXT_(SETUP, 2, " rc%d", iob->rc);
  1632. return 0;
  1633. }
  1634. static int qeth_cm_setup(struct qeth_card *card)
  1635. {
  1636. int rc;
  1637. struct qeth_cmd_buffer *iob;
  1638. QETH_DBF_TEXT(SETUP, 2, "cmsetup");
  1639. iob = qeth_wait_for_buffer(&card->write);
  1640. memcpy(iob->data, CM_SETUP, CM_SETUP_SIZE);
  1641. memcpy(QETH_CM_SETUP_DEST_ADDR(iob->data),
  1642. &card->token.issuer_rm_r, QETH_MPC_TOKEN_LENGTH);
  1643. memcpy(QETH_CM_SETUP_CONNECTION_TOKEN(iob->data),
  1644. &card->token.cm_connection_w, QETH_MPC_TOKEN_LENGTH);
  1645. memcpy(QETH_CM_SETUP_FILTER_TOKEN(iob->data),
  1646. &card->token.cm_filter_r, QETH_MPC_TOKEN_LENGTH);
  1647. rc = qeth_send_control_data(card, CM_SETUP_SIZE, iob,
  1648. qeth_cm_setup_cb, NULL);
  1649. return rc;
  1650. }
  1651. static inline int qeth_get_initial_mtu_for_card(struct qeth_card *card)
  1652. {
  1653. switch (card->info.type) {
  1654. case QETH_CARD_TYPE_UNKNOWN:
  1655. return 1500;
  1656. case QETH_CARD_TYPE_IQD:
  1657. return card->info.max_mtu;
  1658. case QETH_CARD_TYPE_OSD:
  1659. switch (card->info.link_type) {
  1660. case QETH_LINK_TYPE_HSTR:
  1661. case QETH_LINK_TYPE_LANE_TR:
  1662. return 2000;
  1663. default:
  1664. return 1492;
  1665. }
  1666. case QETH_CARD_TYPE_OSM:
  1667. case QETH_CARD_TYPE_OSX:
  1668. return 1492;
  1669. default:
  1670. return 1500;
  1671. }
  1672. }
  1673. static inline int qeth_get_mtu_outof_framesize(int framesize)
  1674. {
  1675. switch (framesize) {
  1676. case 0x4000:
  1677. return 8192;
  1678. case 0x6000:
  1679. return 16384;
  1680. case 0xa000:
  1681. return 32768;
  1682. case 0xffff:
  1683. return 57344;
  1684. default:
  1685. return 0;
  1686. }
  1687. }
  1688. static inline int qeth_mtu_is_valid(struct qeth_card *card, int mtu)
  1689. {
  1690. switch (card->info.type) {
  1691. case QETH_CARD_TYPE_OSD:
  1692. case QETH_CARD_TYPE_OSM:
  1693. case QETH_CARD_TYPE_OSX:
  1694. case QETH_CARD_TYPE_IQD:
  1695. return ((mtu >= 576) &&
  1696. (mtu <= card->info.max_mtu));
  1697. case QETH_CARD_TYPE_OSN:
  1698. case QETH_CARD_TYPE_UNKNOWN:
  1699. default:
  1700. return 1;
  1701. }
  1702. }
  1703. static int qeth_ulp_enable_cb(struct qeth_card *card, struct qeth_reply *reply,
  1704. unsigned long data)
  1705. {
  1706. __u16 mtu, framesize;
  1707. __u16 len;
  1708. __u8 link_type;
  1709. struct qeth_cmd_buffer *iob;
  1710. QETH_DBF_TEXT(SETUP, 2, "ulpenacb");
  1711. iob = (struct qeth_cmd_buffer *) data;
  1712. memcpy(&card->token.ulp_filter_r,
  1713. QETH_ULP_ENABLE_RESP_FILTER_TOKEN(iob->data),
  1714. QETH_MPC_TOKEN_LENGTH);
  1715. if (card->info.type == QETH_CARD_TYPE_IQD) {
  1716. memcpy(&framesize, QETH_ULP_ENABLE_RESP_MAX_MTU(iob->data), 2);
  1717. mtu = qeth_get_mtu_outof_framesize(framesize);
  1718. if (!mtu) {
  1719. iob->rc = -EINVAL;
  1720. QETH_DBF_TEXT_(SETUP, 2, " rc%d", iob->rc);
  1721. return 0;
  1722. }
  1723. if (card->info.initial_mtu && (card->info.initial_mtu != mtu)) {
  1724. /* frame size has changed */
  1725. if (card->dev &&
  1726. ((card->dev->mtu == card->info.initial_mtu) ||
  1727. (card->dev->mtu > mtu)))
  1728. card->dev->mtu = mtu;
  1729. qeth_free_qdio_buffers(card);
  1730. }
  1731. card->info.initial_mtu = mtu;
  1732. card->info.max_mtu = mtu;
  1733. card->qdio.in_buf_size = mtu + 2 * PAGE_SIZE;
  1734. } else {
  1735. card->info.initial_mtu = qeth_get_initial_mtu_for_card(card);
  1736. card->info.max_mtu = *(__u16 *)QETH_ULP_ENABLE_RESP_MAX_MTU(
  1737. iob->data);
  1738. card->qdio.in_buf_size = QETH_IN_BUF_SIZE_DEFAULT;
  1739. }
  1740. memcpy(&len, QETH_ULP_ENABLE_RESP_DIFINFO_LEN(iob->data), 2);
  1741. if (len >= QETH_MPC_DIFINFO_LEN_INDICATES_LINK_TYPE) {
  1742. memcpy(&link_type,
  1743. QETH_ULP_ENABLE_RESP_LINK_TYPE(iob->data), 1);
  1744. card->info.link_type = link_type;
  1745. } else
  1746. card->info.link_type = 0;
  1747. QETH_DBF_TEXT_(SETUP, 2, "link%d", card->info.link_type);
  1748. QETH_DBF_TEXT_(SETUP, 2, " rc%d", iob->rc);
  1749. return 0;
  1750. }
  1751. static int qeth_ulp_enable(struct qeth_card *card)
  1752. {
  1753. int rc;
  1754. char prot_type;
  1755. struct qeth_cmd_buffer *iob;
  1756. /*FIXME: trace view callbacks*/
  1757. QETH_DBF_TEXT(SETUP, 2, "ulpenabl");
  1758. iob = qeth_wait_for_buffer(&card->write);
  1759. memcpy(iob->data, ULP_ENABLE, ULP_ENABLE_SIZE);
  1760. *(QETH_ULP_ENABLE_LINKNUM(iob->data)) =
  1761. (__u8) card->info.portno;
  1762. if (card->options.layer2)
  1763. if (card->info.type == QETH_CARD_TYPE_OSN)
  1764. prot_type = QETH_PROT_OSN2;
  1765. else
  1766. prot_type = QETH_PROT_LAYER2;
  1767. else
  1768. prot_type = QETH_PROT_TCPIP;
  1769. memcpy(QETH_ULP_ENABLE_PROT_TYPE(iob->data), &prot_type, 1);
  1770. memcpy(QETH_ULP_ENABLE_DEST_ADDR(iob->data),
  1771. &card->token.cm_connection_r, QETH_MPC_TOKEN_LENGTH);
  1772. memcpy(QETH_ULP_ENABLE_FILTER_TOKEN(iob->data),
  1773. &card->token.ulp_filter_w, QETH_MPC_TOKEN_LENGTH);
  1774. memcpy(QETH_ULP_ENABLE_PORTNAME_AND_LL(iob->data),
  1775. card->info.portname, 9);
  1776. rc = qeth_send_control_data(card, ULP_ENABLE_SIZE, iob,
  1777. qeth_ulp_enable_cb, NULL);
  1778. return rc;
  1779. }
  1780. static int qeth_ulp_setup_cb(struct qeth_card *card, struct qeth_reply *reply,
  1781. unsigned long data)
  1782. {
  1783. struct qeth_cmd_buffer *iob;
  1784. int rc = 0;
  1785. QETH_DBF_TEXT(SETUP, 2, "ulpstpcb");
  1786. iob = (struct qeth_cmd_buffer *) data;
  1787. memcpy(&card->token.ulp_connection_r,
  1788. QETH_ULP_SETUP_RESP_CONNECTION_TOKEN(iob->data),
  1789. QETH_MPC_TOKEN_LENGTH);
  1790. if (!strncmp("00S", QETH_ULP_SETUP_RESP_CONNECTION_TOKEN(iob->data),
  1791. 3)) {
  1792. QETH_DBF_TEXT(SETUP, 2, "olmlimit");
  1793. dev_err(&card->gdev->dev, "A connection could not be "
  1794. "established because of an OLM limit\n");
  1795. iob->rc = -EMLINK;
  1796. }
  1797. QETH_DBF_TEXT_(SETUP, 2, " rc%d", iob->rc);
  1798. return rc;
  1799. }
  1800. static int qeth_ulp_setup(struct qeth_card *card)
  1801. {
  1802. int rc;
  1803. __u16 temp;
  1804. struct qeth_cmd_buffer *iob;
  1805. struct ccw_dev_id dev_id;
  1806. QETH_DBF_TEXT(SETUP, 2, "ulpsetup");
  1807. iob = qeth_wait_for_buffer(&card->write);
  1808. memcpy(iob->data, ULP_SETUP, ULP_SETUP_SIZE);
  1809. memcpy(QETH_ULP_SETUP_DEST_ADDR(iob->data),
  1810. &card->token.cm_connection_r, QETH_MPC_TOKEN_LENGTH);
  1811. memcpy(QETH_ULP_SETUP_CONNECTION_TOKEN(iob->data),
  1812. &card->token.ulp_connection_w, QETH_MPC_TOKEN_LENGTH);
  1813. memcpy(QETH_ULP_SETUP_FILTER_TOKEN(iob->data),
  1814. &card->token.ulp_filter_r, QETH_MPC_TOKEN_LENGTH);
  1815. ccw_device_get_id(CARD_DDEV(card), &dev_id);
  1816. memcpy(QETH_ULP_SETUP_CUA(iob->data), &dev_id.devno, 2);
  1817. temp = (card->info.cula << 8) + card->info.unit_addr2;
  1818. memcpy(QETH_ULP_SETUP_REAL_DEVADDR(iob->data), &temp, 2);
  1819. rc = qeth_send_control_data(card, ULP_SETUP_SIZE, iob,
  1820. qeth_ulp_setup_cb, NULL);
  1821. return rc;
  1822. }
  1823. static int qeth_alloc_qdio_buffers(struct qeth_card *card)
  1824. {
  1825. int i, j;
  1826. QETH_DBF_TEXT(SETUP, 2, "allcqdbf");
  1827. if (atomic_cmpxchg(&card->qdio.state, QETH_QDIO_UNINITIALIZED,
  1828. QETH_QDIO_ALLOCATED) != QETH_QDIO_UNINITIALIZED)
  1829. return 0;
  1830. card->qdio.in_q = kmalloc(sizeof(struct qeth_qdio_q),
  1831. GFP_KERNEL);
  1832. if (!card->qdio.in_q)
  1833. goto out_nomem;
  1834. QETH_DBF_TEXT(SETUP, 2, "inq");
  1835. QETH_DBF_HEX(SETUP, 2, &card->qdio.in_q, sizeof(void *));
  1836. memset(card->qdio.in_q, 0, sizeof(struct qeth_qdio_q));
  1837. /* give inbound qeth_qdio_buffers their qdio_buffers */
  1838. for (i = 0; i < QDIO_MAX_BUFFERS_PER_Q; ++i)
  1839. card->qdio.in_q->bufs[i].buffer =
  1840. &card->qdio.in_q->qdio_bufs[i];
  1841. /* inbound buffer pool */
  1842. if (qeth_alloc_buffer_pool(card))
  1843. goto out_freeinq;
  1844. /* outbound */
  1845. card->qdio.out_qs =
  1846. kmalloc(card->qdio.no_out_queues *
  1847. sizeof(struct qeth_qdio_out_q *), GFP_KERNEL);
  1848. if (!card->qdio.out_qs)
  1849. goto out_freepool;
  1850. for (i = 0; i < card->qdio.no_out_queues; ++i) {
  1851. card->qdio.out_qs[i] = kmalloc(sizeof(struct qeth_qdio_out_q),
  1852. GFP_KERNEL);
  1853. if (!card->qdio.out_qs[i])
  1854. goto out_freeoutq;
  1855. QETH_DBF_TEXT_(SETUP, 2, "outq %i", i);
  1856. QETH_DBF_HEX(SETUP, 2, &card->qdio.out_qs[i], sizeof(void *));
  1857. memset(card->qdio.out_qs[i], 0, sizeof(struct qeth_qdio_out_q));
  1858. card->qdio.out_qs[i]->queue_no = i;
  1859. /* give outbound qeth_qdio_buffers their qdio_buffers */
  1860. for (j = 0; j < QDIO_MAX_BUFFERS_PER_Q; ++j) {
  1861. card->qdio.out_qs[i]->bufs[j].buffer =
  1862. &card->qdio.out_qs[i]->qdio_bufs[j];
  1863. skb_queue_head_init(&card->qdio.out_qs[i]->bufs[j].
  1864. skb_list);
  1865. lockdep_set_class(
  1866. &card->qdio.out_qs[i]->bufs[j].skb_list.lock,
  1867. &qdio_out_skb_queue_key);
  1868. INIT_LIST_HEAD(&card->qdio.out_qs[i]->bufs[j].ctx_list);
  1869. }
  1870. }
  1871. return 0;
  1872. out_freeoutq:
  1873. while (i > 0)
  1874. kfree(card->qdio.out_qs[--i]);
  1875. kfree(card->qdio.out_qs);
  1876. card->qdio.out_qs = NULL;
  1877. out_freepool:
  1878. qeth_free_buffer_pool(card);
  1879. out_freeinq:
  1880. kfree(card->qdio.in_q);
  1881. card->qdio.in_q = NULL;
  1882. out_nomem:
  1883. atomic_set(&card->qdio.state, QETH_QDIO_UNINITIALIZED);
  1884. return -ENOMEM;
  1885. }
  1886. static void qeth_create_qib_param_field(struct qeth_card *card,
  1887. char *param_field)
  1888. {
  1889. param_field[0] = _ascebc['P'];
  1890. param_field[1] = _ascebc['C'];
  1891. param_field[2] = _ascebc['I'];
  1892. param_field[3] = _ascebc['T'];
  1893. *((unsigned int *) (&param_field[4])) = QETH_PCI_THRESHOLD_A(card);
  1894. *((unsigned int *) (&param_field[8])) = QETH_PCI_THRESHOLD_B(card);
  1895. *((unsigned int *) (&param_field[12])) = QETH_PCI_TIMER_VALUE(card);
  1896. }
  1897. static void qeth_create_qib_param_field_blkt(struct qeth_card *card,
  1898. char *param_field)
  1899. {
  1900. param_field[16] = _ascebc['B'];
  1901. param_field[17] = _ascebc['L'];
  1902. param_field[18] = _ascebc['K'];
  1903. param_field[19] = _ascebc['T'];
  1904. *((unsigned int *) (&param_field[20])) = card->info.blkt.time_total;
  1905. *((unsigned int *) (&param_field[24])) = card->info.blkt.inter_packet;
  1906. *((unsigned int *) (&param_field[28])) =
  1907. card->info.blkt.inter_packet_jumbo;
  1908. }
  1909. static int qeth_qdio_activate(struct qeth_card *card)
  1910. {
  1911. QETH_DBF_TEXT(SETUP, 3, "qdioact");
  1912. return qdio_activate(CARD_DDEV(card));
  1913. }
  1914. static int qeth_dm_act(struct qeth_card *card)
  1915. {
  1916. int rc;
  1917. struct qeth_cmd_buffer *iob;
  1918. QETH_DBF_TEXT(SETUP, 2, "dmact");
  1919. iob = qeth_wait_for_buffer(&card->write);
  1920. memcpy(iob->data, DM_ACT, DM_ACT_SIZE);
  1921. memcpy(QETH_DM_ACT_DEST_ADDR(iob->data),
  1922. &card->token.cm_connection_r, QETH_MPC_TOKEN_LENGTH);
  1923. memcpy(QETH_DM_ACT_CONNECTION_TOKEN(iob->data),
  1924. &card->token.ulp_connection_r, QETH_MPC_TOKEN_LENGTH);
  1925. rc = qeth_send_control_data(card, DM_ACT_SIZE, iob, NULL, NULL);
  1926. return rc;
  1927. }
  1928. static int qeth_mpc_initialize(struct qeth_card *card)
  1929. {
  1930. int rc;
  1931. QETH_DBF_TEXT(SETUP, 2, "mpcinit");
  1932. rc = qeth_issue_next_read(card);
  1933. if (rc) {
  1934. QETH_DBF_TEXT_(SETUP, 2, "1err%d", rc);
  1935. return rc;
  1936. }
  1937. rc = qeth_cm_enable(card);
  1938. if (rc) {
  1939. QETH_DBF_TEXT_(SETUP, 2, "2err%d", rc);
  1940. goto out_qdio;
  1941. }
  1942. rc = qeth_cm_setup(card);
  1943. if (rc) {
  1944. QETH_DBF_TEXT_(SETUP, 2, "3err%d", rc);
  1945. goto out_qdio;
  1946. }
  1947. rc = qeth_ulp_enable(card);
  1948. if (rc) {
  1949. QETH_DBF_TEXT_(SETUP, 2, "4err%d", rc);
  1950. goto out_qdio;
  1951. }
  1952. rc = qeth_ulp_setup(card);
  1953. if (rc) {
  1954. QETH_DBF_TEXT_(SETUP, 2, "5err%d", rc);
  1955. goto out_qdio;
  1956. }
  1957. rc = qeth_alloc_qdio_buffers(card);
  1958. if (rc) {
  1959. QETH_DBF_TEXT_(SETUP, 2, "5err%d", rc);
  1960. goto out_qdio;
  1961. }
  1962. rc = qeth_qdio_establish(card);
  1963. if (rc) {
  1964. QETH_DBF_TEXT_(SETUP, 2, "6err%d", rc);
  1965. qeth_free_qdio_buffers(card);
  1966. goto out_qdio;
  1967. }
  1968. rc = qeth_qdio_activate(card);
  1969. if (rc) {
  1970. QETH_DBF_TEXT_(SETUP, 2, "7err%d", rc);
  1971. goto out_qdio;
  1972. }
  1973. rc = qeth_dm_act(card);
  1974. if (rc) {
  1975. QETH_DBF_TEXT_(SETUP, 2, "8err%d", rc);
  1976. goto out_qdio;
  1977. }
  1978. return 0;
  1979. out_qdio:
  1980. qeth_qdio_clear_card(card, card->info.type != QETH_CARD_TYPE_IQD);
  1981. return rc;
  1982. }
  1983. static void qeth_print_status_with_portname(struct qeth_card *card)
  1984. {
  1985. char dbf_text[15];
  1986. int i;
  1987. sprintf(dbf_text, "%s", card->info.portname + 1);
  1988. for (i = 0; i < 8; i++)
  1989. dbf_text[i] =
  1990. (char) _ebcasc[(__u8) dbf_text[i]];
  1991. dbf_text[8] = 0;
  1992. dev_info(&card->gdev->dev, "Device is a%s card%s%s%s\n"
  1993. "with link type %s (portname: %s)\n",
  1994. qeth_get_cardname(card),
  1995. (card->info.mcl_level[0]) ? " (level: " : "",
  1996. (card->info.mcl_level[0]) ? card->info.mcl_level : "",
  1997. (card->info.mcl_level[0]) ? ")" : "",
  1998. qeth_get_cardname_short(card),
  1999. dbf_text);
  2000. }
  2001. static void qeth_print_status_no_portname(struct qeth_card *card)
  2002. {
  2003. if (card->info.portname[0])
  2004. dev_info(&card->gdev->dev, "Device is a%s "
  2005. "card%s%s%s\nwith link type %s "
  2006. "(no portname needed by interface).\n",
  2007. qeth_get_cardname(card),
  2008. (card->info.mcl_level[0]) ? " (level: " : "",
  2009. (card->info.mcl_level[0]) ? card->info.mcl_level : "",
  2010. (card->info.mcl_level[0]) ? ")" : "",
  2011. qeth_get_cardname_short(card));
  2012. else
  2013. dev_info(&card->gdev->dev, "Device is a%s "
  2014. "card%s%s%s\nwith link type %s.\n",
  2015. qeth_get_cardname(card),
  2016. (card->info.mcl_level[0]) ? " (level: " : "",
  2017. (card->info.mcl_level[0]) ? card->info.mcl_level : "",
  2018. (card->info.mcl_level[0]) ? ")" : "",
  2019. qeth_get_cardname_short(card));
  2020. }
  2021. void qeth_print_status_message(struct qeth_card *card)
  2022. {
  2023. switch (card->info.type) {
  2024. case QETH_CARD_TYPE_OSD:
  2025. case QETH_CARD_TYPE_OSM:
  2026. case QETH_CARD_TYPE_OSX:
  2027. /* VM will use a non-zero first character
  2028. * to indicate a HiperSockets like reporting
  2029. * of the level OSA sets the first character to zero
  2030. * */
  2031. if (!card->info.mcl_level[0]) {
  2032. sprintf(card->info.mcl_level, "%02x%02x",
  2033. card->info.mcl_level[2],
  2034. card->info.mcl_level[3]);
  2035. card->info.mcl_level[QETH_MCL_LENGTH] = 0;
  2036. break;
  2037. }
  2038. /* fallthrough */
  2039. case QETH_CARD_TYPE_IQD:
  2040. if ((card->info.guestlan) ||
  2041. (card->info.mcl_level[0] & 0x80)) {
  2042. card->info.mcl_level[0] = (char) _ebcasc[(__u8)
  2043. card->info.mcl_level[0]];
  2044. card->info.mcl_level[1] = (char) _ebcasc[(__u8)
  2045. card->info.mcl_level[1]];
  2046. card->info.mcl_level[2] = (char) _ebcasc[(__u8)
  2047. card->info.mcl_level[2]];
  2048. card->info.mcl_level[3] = (char) _ebcasc[(__u8)
  2049. card->info.mcl_level[3]];
  2050. card->info.mcl_level[QETH_MCL_LENGTH] = 0;
  2051. }
  2052. break;
  2053. default:
  2054. memset(&card->info.mcl_level[0], 0, QETH_MCL_LENGTH + 1);
  2055. }
  2056. if (card->info.portname_required)
  2057. qeth_print_status_with_portname(card);
  2058. else
  2059. qeth_print_status_no_portname(card);
  2060. }
  2061. EXPORT_SYMBOL_GPL(qeth_print_status_message);
  2062. static void qeth_initialize_working_pool_list(struct qeth_card *card)
  2063. {
  2064. struct qeth_buffer_pool_entry *entry;
  2065. QETH_CARD_TEXT(card, 5, "inwrklst");
  2066. list_for_each_entry(entry,
  2067. &card->qdio.init_pool.entry_list, init_list) {
  2068. qeth_put_buffer_pool_entry(card, entry);
  2069. }
  2070. }
  2071. static inline struct qeth_buffer_pool_entry *qeth_find_free_buffer_pool_entry(
  2072. struct qeth_card *card)
  2073. {
  2074. struct list_head *plh;
  2075. struct qeth_buffer_pool_entry *entry;
  2076. int i, free;
  2077. struct page *page;
  2078. if (list_empty(&card->qdio.in_buf_pool.entry_list))
  2079. return NULL;
  2080. list_for_each(plh, &card->qdio.in_buf_pool.entry_list) {
  2081. entry = list_entry(plh, struct qeth_buffer_pool_entry, list);
  2082. free = 1;
  2083. for (i = 0; i < QETH_MAX_BUFFER_ELEMENTS(card); ++i) {
  2084. if (page_count(virt_to_page(entry->elements[i])) > 1) {
  2085. free = 0;
  2086. break;
  2087. }
  2088. }
  2089. if (free) {
  2090. list_del_init(&entry->list);
  2091. return entry;
  2092. }
  2093. }
  2094. /* no free buffer in pool so take first one and swap pages */
  2095. entry = list_entry(card->qdio.in_buf_pool.entry_list.next,
  2096. struct qeth_buffer_pool_entry, list);
  2097. for (i = 0; i < QETH_MAX_BUFFER_ELEMENTS(card); ++i) {
  2098. if (page_count(virt_to_page(entry->elements[i])) > 1) {
  2099. page = alloc_page(GFP_ATOMIC);
  2100. if (!page) {
  2101. return NULL;
  2102. } else {
  2103. free_page((unsigned long)entry->elements[i]);
  2104. entry->elements[i] = page_address(page);
  2105. if (card->options.performance_stats)
  2106. card->perf_stats.sg_alloc_page_rx++;
  2107. }
  2108. }
  2109. }
  2110. list_del_init(&entry->list);
  2111. return entry;
  2112. }
  2113. static int qeth_init_input_buffer(struct qeth_card *card,
  2114. struct qeth_qdio_buffer *buf)
  2115. {
  2116. struct qeth_buffer_pool_entry *pool_entry;
  2117. int i;
  2118. pool_entry = qeth_find_free_buffer_pool_entry(card);
  2119. if (!pool_entry)
  2120. return 1;
  2121. /*
  2122. * since the buffer is accessed only from the input_tasklet
  2123. * there shouldn't be a need to synchronize; also, since we use
  2124. * the QETH_IN_BUF_REQUEUE_THRESHOLD we should never run out off
  2125. * buffers
  2126. */
  2127. buf->pool_entry = pool_entry;
  2128. for (i = 0; i < QETH_MAX_BUFFER_ELEMENTS(card); ++i) {
  2129. buf->buffer->element[i].length = PAGE_SIZE;
  2130. buf->buffer->element[i].addr = pool_entry->elements[i];
  2131. if (i == QETH_MAX_BUFFER_ELEMENTS(card) - 1)
  2132. buf->buffer->element[i].eflags = SBAL_EFLAGS_LAST_ENTRY;
  2133. else
  2134. buf->buffer->element[i].eflags = 0;
  2135. buf->buffer->element[i].sflags = 0;
  2136. }
  2137. return 0;
  2138. }
  2139. int qeth_init_qdio_queues(struct qeth_card *card)
  2140. {
  2141. int i, j;
  2142. int rc;
  2143. QETH_DBF_TEXT(SETUP, 2, "initqdqs");
  2144. /* inbound queue */
  2145. memset(card->qdio.in_q->qdio_bufs, 0,
  2146. QDIO_MAX_BUFFERS_PER_Q * sizeof(struct qdio_buffer));
  2147. qeth_initialize_working_pool_list(card);
  2148. /*give only as many buffers to hardware as we have buffer pool entries*/
  2149. for (i = 0; i < card->qdio.in_buf_pool.buf_count - 1; ++i)
  2150. qeth_init_input_buffer(card, &card->qdio.in_q->bufs[i]);
  2151. card->qdio.in_q->next_buf_to_init =
  2152. card->qdio.in_buf_pool.buf_count - 1;
  2153. rc = do_QDIO(CARD_DDEV(card), QDIO_FLAG_SYNC_INPUT, 0, 0,
  2154. card->qdio.in_buf_pool.buf_count - 1);
  2155. if (rc) {
  2156. QETH_DBF_TEXT_(SETUP, 2, "1err%d", rc);
  2157. return rc;
  2158. }
  2159. /* outbound queue */
  2160. for (i = 0; i < card->qdio.no_out_queues; ++i) {
  2161. memset(card->qdio.out_qs[i]->qdio_bufs, 0,
  2162. QDIO_MAX_BUFFERS_PER_Q * sizeof(struct qdio_buffer));
  2163. for (j = 0; j < QDIO_MAX_BUFFERS_PER_Q; ++j) {
  2164. qeth_clear_output_buffer(card->qdio.out_qs[i],
  2165. &card->qdio.out_qs[i]->bufs[j]);
  2166. }
  2167. card->qdio.out_qs[i]->card = card;
  2168. card->qdio.out_qs[i]->next_buf_to_fill = 0;
  2169. card->qdio.out_qs[i]->do_pack = 0;
  2170. atomic_set(&card->qdio.out_qs[i]->used_buffers, 0);
  2171. atomic_set(&card->qdio.out_qs[i]->set_pci_flags_count, 0);
  2172. atomic_set(&card->qdio.out_qs[i]->state,
  2173. QETH_OUT_Q_UNLOCKED);
  2174. }
  2175. return 0;
  2176. }
  2177. EXPORT_SYMBOL_GPL(qeth_init_qdio_queues);
  2178. static inline __u8 qeth_get_ipa_adp_type(enum qeth_link_types link_type)
  2179. {
  2180. switch (link_type) {
  2181. case QETH_LINK_TYPE_HSTR:
  2182. return 2;
  2183. default:
  2184. return 1;
  2185. }
  2186. }
  2187. static void qeth_fill_ipacmd_header(struct qeth_card *card,
  2188. struct qeth_ipa_cmd *cmd, __u8 command,
  2189. enum qeth_prot_versions prot)
  2190. {
  2191. memset(cmd, 0, sizeof(struct qeth_ipa_cmd));
  2192. cmd->hdr.command = command;
  2193. cmd->hdr.initiator = IPA_CMD_INITIATOR_HOST;
  2194. cmd->hdr.seqno = card->seqno.ipa;
  2195. cmd->hdr.adapter_type = qeth_get_ipa_adp_type(card->info.link_type);
  2196. cmd->hdr.rel_adapter_no = (__u8) card->info.portno;
  2197. if (card->options.layer2)
  2198. cmd->hdr.prim_version_no = 2;
  2199. else
  2200. cmd->hdr.prim_version_no = 1;
  2201. cmd->hdr.param_count = 1;
  2202. cmd->hdr.prot_version = prot;
  2203. cmd->hdr.ipa_supported = 0;
  2204. cmd->hdr.ipa_enabled = 0;
  2205. }
  2206. struct qeth_cmd_buffer *qeth_get_ipacmd_buffer(struct qeth_card *card,
  2207. enum qeth_ipa_cmds ipacmd, enum qeth_prot_versions prot)
  2208. {
  2209. struct qeth_cmd_buffer *iob;
  2210. struct qeth_ipa_cmd *cmd;
  2211. iob = qeth_wait_for_buffer(&card->write);
  2212. cmd = (struct qeth_ipa_cmd *)(iob->data+IPA_PDU_HEADER_SIZE);
  2213. qeth_fill_ipacmd_header(card, cmd, ipacmd, prot);
  2214. return iob;
  2215. }
  2216. EXPORT_SYMBOL_GPL(qeth_get_ipacmd_buffer);
  2217. void qeth_prepare_ipa_cmd(struct qeth_card *card, struct qeth_cmd_buffer *iob,
  2218. char prot_type)
  2219. {
  2220. memcpy(iob->data, IPA_PDU_HEADER, IPA_PDU_HEADER_SIZE);
  2221. memcpy(QETH_IPA_CMD_PROT_TYPE(iob->data), &prot_type, 1);
  2222. memcpy(QETH_IPA_CMD_DEST_ADDR(iob->data),
  2223. &card->token.ulp_connection_r, QETH_MPC_TOKEN_LENGTH);
  2224. }
  2225. EXPORT_SYMBOL_GPL(qeth_prepare_ipa_cmd);
  2226. int qeth_send_ipa_cmd(struct qeth_card *card, struct qeth_cmd_buffer *iob,
  2227. int (*reply_cb)(struct qeth_card *, struct qeth_reply*,
  2228. unsigned long),
  2229. void *reply_param)
  2230. {
  2231. int rc;
  2232. char prot_type;
  2233. QETH_CARD_TEXT(card, 4, "sendipa");
  2234. if (card->options.layer2)
  2235. if (card->info.type == QETH_CARD_TYPE_OSN)
  2236. prot_type = QETH_PROT_OSN2;
  2237. else
  2238. prot_type = QETH_PROT_LAYER2;
  2239. else
  2240. prot_type = QETH_PROT_TCPIP;
  2241. qeth_prepare_ipa_cmd(card, iob, prot_type);
  2242. rc = qeth_send_control_data(card, IPA_CMD_LENGTH,
  2243. iob, reply_cb, reply_param);
  2244. if (rc == -ETIME) {
  2245. qeth_clear_ipacmd_list(card);
  2246. qeth_schedule_recovery(card);
  2247. }
  2248. return rc;
  2249. }
  2250. EXPORT_SYMBOL_GPL(qeth_send_ipa_cmd);
  2251. int qeth_send_startlan(struct qeth_card *card)
  2252. {
  2253. int rc;
  2254. struct qeth_cmd_buffer *iob;
  2255. QETH_DBF_TEXT(SETUP, 2, "strtlan");
  2256. iob = qeth_get_ipacmd_buffer(card, IPA_CMD_STARTLAN, 0);
  2257. rc = qeth_send_ipa_cmd(card, iob, NULL, NULL);
  2258. return rc;
  2259. }
  2260. EXPORT_SYMBOL_GPL(qeth_send_startlan);
  2261. int qeth_default_setadapterparms_cb(struct qeth_card *card,
  2262. struct qeth_reply *reply, unsigned long data)
  2263. {
  2264. struct qeth_ipa_cmd *cmd;
  2265. QETH_CARD_TEXT(card, 4, "defadpcb");
  2266. cmd = (struct qeth_ipa_cmd *) data;
  2267. if (cmd->hdr.return_code == 0)
  2268. cmd->hdr.return_code =
  2269. cmd->data.setadapterparms.hdr.return_code;
  2270. return 0;
  2271. }
  2272. EXPORT_SYMBOL_GPL(qeth_default_setadapterparms_cb);
  2273. static int qeth_query_setadapterparms_cb(struct qeth_card *card,
  2274. struct qeth_reply *reply, unsigned long data)
  2275. {
  2276. struct qeth_ipa_cmd *cmd;
  2277. QETH_CARD_TEXT(card, 3, "quyadpcb");
  2278. cmd = (struct qeth_ipa_cmd *) data;
  2279. if (cmd->data.setadapterparms.data.query_cmds_supp.lan_type & 0x7f) {
  2280. card->info.link_type =
  2281. cmd->data.setadapterparms.data.query_cmds_supp.lan_type;
  2282. QETH_DBF_TEXT_(SETUP, 2, "lnk %d", card->info.link_type);
  2283. }
  2284. card->options.adp.supported_funcs =
  2285. cmd->data.setadapterparms.data.query_cmds_supp.supported_cmds;
  2286. return qeth_default_setadapterparms_cb(card, reply, (unsigned long)cmd);
  2287. }
  2288. struct qeth_cmd_buffer *qeth_get_adapter_cmd(struct qeth_card *card,
  2289. __u32 command, __u32 cmdlen)
  2290. {
  2291. struct qeth_cmd_buffer *iob;
  2292. struct qeth_ipa_cmd *cmd;
  2293. iob = qeth_get_ipacmd_buffer(card, IPA_CMD_SETADAPTERPARMS,
  2294. QETH_PROT_IPV4);
  2295. cmd = (struct qeth_ipa_cmd *)(iob->data+IPA_PDU_HEADER_SIZE);
  2296. cmd->data.setadapterparms.hdr.cmdlength = cmdlen;
  2297. cmd->data.setadapterparms.hdr.command_code = command;
  2298. cmd->data.setadapterparms.hdr.used_total = 1;
  2299. cmd->data.setadapterparms.hdr.seq_no = 1;
  2300. return iob;
  2301. }
  2302. EXPORT_SYMBOL_GPL(qeth_get_adapter_cmd);
  2303. int qeth_query_setadapterparms(struct qeth_card *card)
  2304. {
  2305. int rc;
  2306. struct qeth_cmd_buffer *iob;
  2307. QETH_CARD_TEXT(card, 3, "queryadp");
  2308. iob = qeth_get_adapter_cmd(card, IPA_SETADP_QUERY_COMMANDS_SUPPORTED,
  2309. sizeof(struct qeth_ipacmd_setadpparms));
  2310. rc = qeth_send_ipa_cmd(card, iob, qeth_query_setadapterparms_cb, NULL);
  2311. return rc;
  2312. }
  2313. EXPORT_SYMBOL_GPL(qeth_query_setadapterparms);
  2314. static int qeth_query_ipassists_cb(struct qeth_card *card,
  2315. struct qeth_reply *reply, unsigned long data)
  2316. {
  2317. struct qeth_ipa_cmd *cmd;
  2318. QETH_DBF_TEXT(SETUP, 2, "qipasscb");
  2319. cmd = (struct qeth_ipa_cmd *) data;
  2320. if (cmd->hdr.prot_version == QETH_PROT_IPV4) {
  2321. card->options.ipa4.supported_funcs = cmd->hdr.ipa_supported;
  2322. card->options.ipa4.enabled_funcs = cmd->hdr.ipa_enabled;
  2323. } else {
  2324. card->options.ipa6.supported_funcs = cmd->hdr.ipa_supported;
  2325. card->options.ipa6.enabled_funcs = cmd->hdr.ipa_enabled;
  2326. }
  2327. QETH_DBF_TEXT(SETUP, 2, "suppenbl");
  2328. QETH_DBF_TEXT_(SETUP, 2, "%x", cmd->hdr.ipa_supported);
  2329. QETH_DBF_TEXT_(SETUP, 2, "%x", cmd->hdr.ipa_enabled);
  2330. return 0;
  2331. }
  2332. int qeth_query_ipassists(struct qeth_card *card, enum qeth_prot_versions prot)
  2333. {
  2334. int rc;
  2335. struct qeth_cmd_buffer *iob;
  2336. QETH_DBF_TEXT_(SETUP, 2, "qipassi%i", prot);
  2337. iob = qeth_get_ipacmd_buffer(card, IPA_CMD_QIPASSIST, prot);
  2338. rc = qeth_send_ipa_cmd(card, iob, qeth_query_ipassists_cb, NULL);
  2339. return rc;
  2340. }
  2341. EXPORT_SYMBOL_GPL(qeth_query_ipassists);
  2342. static int qeth_query_setdiagass_cb(struct qeth_card *card,
  2343. struct qeth_reply *reply, unsigned long data)
  2344. {
  2345. struct qeth_ipa_cmd *cmd;
  2346. __u16 rc;
  2347. cmd = (struct qeth_ipa_cmd *)data;
  2348. rc = cmd->hdr.return_code;
  2349. if (rc)
  2350. QETH_CARD_TEXT_(card, 2, "diagq:%x", rc);
  2351. else
  2352. card->info.diagass_support = cmd->data.diagass.ext;
  2353. return 0;
  2354. }
  2355. static int qeth_query_setdiagass(struct qeth_card *card)
  2356. {
  2357. struct qeth_cmd_buffer *iob;
  2358. struct qeth_ipa_cmd *cmd;
  2359. QETH_DBF_TEXT(SETUP, 2, "qdiagass");
  2360. iob = qeth_get_ipacmd_buffer(card, IPA_CMD_SET_DIAG_ASS, 0);
  2361. cmd = (struct qeth_ipa_cmd *)(iob->data+IPA_PDU_HEADER_SIZE);
  2362. cmd->data.diagass.subcmd_len = 16;
  2363. cmd->data.diagass.subcmd = QETH_DIAGS_CMD_QUERY;
  2364. return qeth_send_ipa_cmd(card, iob, qeth_query_setdiagass_cb, NULL);
  2365. }
  2366. static void qeth_get_trap_id(struct qeth_card *card, struct qeth_trap_id *tid)
  2367. {
  2368. unsigned long info = get_zeroed_page(GFP_KERNEL);
  2369. struct sysinfo_2_2_2 *info222 = (struct sysinfo_2_2_2 *)info;
  2370. struct sysinfo_3_2_2 *info322 = (struct sysinfo_3_2_2 *)info;
  2371. struct ccw_dev_id ccwid;
  2372. int level, rc;
  2373. tid->chpid = card->info.chpid;
  2374. ccw_device_get_id(CARD_RDEV(card), &ccwid);
  2375. tid->ssid = ccwid.ssid;
  2376. tid->devno = ccwid.devno;
  2377. if (!info)
  2378. return;
  2379. rc = stsi(NULL, 0, 0, 0);
  2380. if (rc == -ENOSYS)
  2381. level = rc;
  2382. else
  2383. level = (((unsigned int) rc) >> 28);
  2384. if ((level >= 2) && (stsi(info222, 2, 2, 2) != -ENOSYS))
  2385. tid->lparnr = info222->lpar_number;
  2386. if ((level >= 3) && (stsi(info322, 3, 2, 2) != -ENOSYS)) {
  2387. EBCASC(info322->vm[0].name, sizeof(info322->vm[0].name));
  2388. memcpy(tid->vmname, info322->vm[0].name, sizeof(tid->vmname));
  2389. }
  2390. free_page(info);
  2391. return;
  2392. }
  2393. static int qeth_hw_trap_cb(struct qeth_card *card,
  2394. struct qeth_reply *reply, unsigned long data)
  2395. {
  2396. struct qeth_ipa_cmd *cmd;
  2397. __u16 rc;
  2398. cmd = (struct qeth_ipa_cmd *)data;
  2399. rc = cmd->hdr.return_code;
  2400. if (rc)
  2401. QETH_CARD_TEXT_(card, 2, "trapc:%x", rc);
  2402. return 0;
  2403. }
  2404. int qeth_hw_trap(struct qeth_card *card, enum qeth_diags_trap_action action)
  2405. {
  2406. struct qeth_cmd_buffer *iob;
  2407. struct qeth_ipa_cmd *cmd;
  2408. QETH_DBF_TEXT(SETUP, 2, "diagtrap");
  2409. iob = qeth_get_ipacmd_buffer(card, IPA_CMD_SET_DIAG_ASS, 0);
  2410. cmd = (struct qeth_ipa_cmd *)(iob->data+IPA_PDU_HEADER_SIZE);
  2411. cmd->data.diagass.subcmd_len = 80;
  2412. cmd->data.diagass.subcmd = QETH_DIAGS_CMD_TRAP;
  2413. cmd->data.diagass.type = 1;
  2414. cmd->data.diagass.action = action;
  2415. switch (action) {
  2416. case QETH_DIAGS_TRAP_ARM:
  2417. cmd->data.diagass.options = 0x0003;
  2418. cmd->data.diagass.ext = 0x00010000 +
  2419. sizeof(struct qeth_trap_id);
  2420. qeth_get_trap_id(card,
  2421. (struct qeth_trap_id *)cmd->data.diagass.cdata);
  2422. break;
  2423. case QETH_DIAGS_TRAP_DISARM:
  2424. cmd->data.diagass.options = 0x0001;
  2425. break;
  2426. case QETH_DIAGS_TRAP_CAPTURE:
  2427. break;
  2428. }
  2429. return qeth_send_ipa_cmd(card, iob, qeth_hw_trap_cb, NULL);
  2430. }
  2431. EXPORT_SYMBOL_GPL(qeth_hw_trap);
  2432. int qeth_check_qdio_errors(struct qeth_card *card, struct qdio_buffer *buf,
  2433. unsigned int qdio_error, const char *dbftext)
  2434. {
  2435. if (qdio_error) {
  2436. QETH_CARD_TEXT(card, 2, dbftext);
  2437. QETH_CARD_TEXT_(card, 2, " F15=%02X",
  2438. buf->element[15].sflags);
  2439. QETH_CARD_TEXT_(card, 2, " F14=%02X",
  2440. buf->element[14].sflags);
  2441. QETH_CARD_TEXT_(card, 2, " qerr=%X", qdio_error);
  2442. if ((buf->element[15].sflags) == 0x12) {
  2443. card->stats.rx_dropped++;
  2444. return 0;
  2445. } else
  2446. return 1;
  2447. }
  2448. return 0;
  2449. }
  2450. EXPORT_SYMBOL_GPL(qeth_check_qdio_errors);
  2451. void qeth_queue_input_buffer(struct qeth_card *card, int index)
  2452. {
  2453. struct qeth_qdio_q *queue = card->qdio.in_q;
  2454. int count;
  2455. int i;
  2456. int rc;
  2457. int newcount = 0;
  2458. count = (index < queue->next_buf_to_init)?
  2459. card->qdio.in_buf_pool.buf_count -
  2460. (queue->next_buf_to_init - index) :
  2461. card->qdio.in_buf_pool.buf_count -
  2462. (queue->next_buf_to_init + QDIO_MAX_BUFFERS_PER_Q - index);
  2463. /* only requeue at a certain threshold to avoid SIGAs */
  2464. if (count >= QETH_IN_BUF_REQUEUE_THRESHOLD(card)) {
  2465. for (i = queue->next_buf_to_init;
  2466. i < queue->next_buf_to_init + count; ++i) {
  2467. if (qeth_init_input_buffer(card,
  2468. &queue->bufs[i % QDIO_MAX_BUFFERS_PER_Q])) {
  2469. break;
  2470. } else {
  2471. newcount++;
  2472. }
  2473. }
  2474. if (newcount < count) {
  2475. /* we are in memory shortage so we switch back to
  2476. traditional skb allocation and drop packages */
  2477. atomic_set(&card->force_alloc_skb, 3);
  2478. count = newcount;
  2479. } else {
  2480. atomic_add_unless(&card->force_alloc_skb, -1, 0);
  2481. }
  2482. /*
  2483. * according to old code it should be avoided to requeue all
  2484. * 128 buffers in order to benefit from PCI avoidance.
  2485. * this function keeps at least one buffer (the buffer at
  2486. * 'index') un-requeued -> this buffer is the first buffer that
  2487. * will be requeued the next time
  2488. */
  2489. if (card->options.performance_stats) {
  2490. card->perf_stats.inbound_do_qdio_cnt++;
  2491. card->perf_stats.inbound_do_qdio_start_time =
  2492. qeth_get_micros();
  2493. }
  2494. rc = do_QDIO(CARD_DDEV(card), QDIO_FLAG_SYNC_INPUT, 0,
  2495. queue->next_buf_to_init, count);
  2496. if (card->options.performance_stats)
  2497. card->perf_stats.inbound_do_qdio_time +=
  2498. qeth_get_micros() -
  2499. card->perf_stats.inbound_do_qdio_start_time;
  2500. if (rc) {
  2501. dev_warn(&card->gdev->dev,
  2502. "QDIO reported an error, rc=%i\n", rc);
  2503. QETH_CARD_TEXT(card, 2, "qinberr");
  2504. }
  2505. queue->next_buf_to_init = (queue->next_buf_to_init + count) %
  2506. QDIO_MAX_BUFFERS_PER_Q;
  2507. }
  2508. }
  2509. EXPORT_SYMBOL_GPL(qeth_queue_input_buffer);
  2510. static int qeth_handle_send_error(struct qeth_card *card,
  2511. struct qeth_qdio_out_buffer *buffer, unsigned int qdio_err)
  2512. {
  2513. int sbalf15 = buffer->buffer->element[15].sflags;
  2514. QETH_CARD_TEXT(card, 6, "hdsnderr");
  2515. if (card->info.type == QETH_CARD_TYPE_IQD) {
  2516. if (sbalf15 == 0) {
  2517. qdio_err = 0;
  2518. } else {
  2519. qdio_err = 1;
  2520. }
  2521. }
  2522. qeth_check_qdio_errors(card, buffer->buffer, qdio_err, "qouterr");
  2523. if (!qdio_err)
  2524. return QETH_SEND_ERROR_NONE;
  2525. if ((sbalf15 >= 15) && (sbalf15 <= 31))
  2526. return QETH_SEND_ERROR_RETRY;
  2527. QETH_CARD_TEXT(card, 1, "lnkfail");
  2528. QETH_CARD_TEXT_(card, 1, "%04x %02x",
  2529. (u16)qdio_err, (u8)sbalf15);
  2530. return QETH_SEND_ERROR_LINK_FAILURE;
  2531. }
  2532. /*
  2533. * Switched to packing state if the number of used buffers on a queue
  2534. * reaches a certain limit.
  2535. */
  2536. static void qeth_switch_to_packing_if_needed(struct qeth_qdio_out_q *queue)
  2537. {
  2538. if (!queue->do_pack) {
  2539. if (atomic_read(&queue->used_buffers)
  2540. >= QETH_HIGH_WATERMARK_PACK){
  2541. /* switch non-PACKING -> PACKING */
  2542. QETH_CARD_TEXT(queue->card, 6, "np->pack");
  2543. if (queue->card->options.performance_stats)
  2544. queue->card->perf_stats.sc_dp_p++;
  2545. queue->do_pack = 1;
  2546. }
  2547. }
  2548. }
  2549. /*
  2550. * Switches from packing to non-packing mode. If there is a packing
  2551. * buffer on the queue this buffer will be prepared to be flushed.
  2552. * In that case 1 is returned to inform the caller. If no buffer
  2553. * has to be flushed, zero is returned.
  2554. */
  2555. static int qeth_switch_to_nonpacking_if_needed(struct qeth_qdio_out_q *queue)
  2556. {
  2557. struct qeth_qdio_out_buffer *buffer;
  2558. int flush_count = 0;
  2559. if (queue->do_pack) {
  2560. if (atomic_read(&queue->used_buffers)
  2561. <= QETH_LOW_WATERMARK_PACK) {
  2562. /* switch PACKING -> non-PACKING */
  2563. QETH_CARD_TEXT(queue->card, 6, "pack->np");
  2564. if (queue->card->options.performance_stats)
  2565. queue->card->perf_stats.sc_p_dp++;
  2566. queue->do_pack = 0;
  2567. /* flush packing buffers */
  2568. buffer = &queue->bufs[queue->next_buf_to_fill];
  2569. if ((atomic_read(&buffer->state) ==
  2570. QETH_QDIO_BUF_EMPTY) &&
  2571. (buffer->next_element_to_fill > 0)) {
  2572. atomic_set(&buffer->state,
  2573. QETH_QDIO_BUF_PRIMED);
  2574. flush_count++;
  2575. queue->next_buf_to_fill =
  2576. (queue->next_buf_to_fill + 1) %
  2577. QDIO_MAX_BUFFERS_PER_Q;
  2578. }
  2579. }
  2580. }
  2581. return flush_count;
  2582. }
  2583. /*
  2584. * Called to flush a packing buffer if no more pci flags are on the queue.
  2585. * Checks if there is a packing buffer and prepares it to be flushed.
  2586. * In that case returns 1, otherwise zero.
  2587. */
  2588. static int qeth_flush_buffers_on_no_pci(struct qeth_qdio_out_q *queue)
  2589. {
  2590. struct qeth_qdio_out_buffer *buffer;
  2591. buffer = &queue->bufs[queue->next_buf_to_fill];
  2592. if ((atomic_read(&buffer->state) == QETH_QDIO_BUF_EMPTY) &&
  2593. (buffer->next_element_to_fill > 0)) {
  2594. /* it's a packing buffer */
  2595. atomic_set(&buffer->state, QETH_QDIO_BUF_PRIMED);
  2596. queue->next_buf_to_fill =
  2597. (queue->next_buf_to_fill + 1) % QDIO_MAX_BUFFERS_PER_Q;
  2598. return 1;
  2599. }
  2600. return 0;
  2601. }
  2602. static void qeth_flush_buffers(struct qeth_qdio_out_q *queue, int index,
  2603. int count)
  2604. {
  2605. struct qeth_qdio_out_buffer *buf;
  2606. int rc;
  2607. int i;
  2608. unsigned int qdio_flags;
  2609. for (i = index; i < index + count; ++i) {
  2610. buf = &queue->bufs[i % QDIO_MAX_BUFFERS_PER_Q];
  2611. buf->buffer->element[buf->next_element_to_fill - 1].eflags |=
  2612. SBAL_EFLAGS_LAST_ENTRY;
  2613. if (queue->card->info.type == QETH_CARD_TYPE_IQD)
  2614. continue;
  2615. if (!queue->do_pack) {
  2616. if ((atomic_read(&queue->used_buffers) >=
  2617. (QETH_HIGH_WATERMARK_PACK -
  2618. QETH_WATERMARK_PACK_FUZZ)) &&
  2619. !atomic_read(&queue->set_pci_flags_count)) {
  2620. /* it's likely that we'll go to packing
  2621. * mode soon */
  2622. atomic_inc(&queue->set_pci_flags_count);
  2623. buf->buffer->element[0].sflags |= SBAL_SFLAGS0_PCI_REQ;
  2624. }
  2625. } else {
  2626. if (!atomic_read(&queue->set_pci_flags_count)) {
  2627. /*
  2628. * there's no outstanding PCI any more, so we
  2629. * have to request a PCI to be sure the the PCI
  2630. * will wake at some time in the future then we
  2631. * can flush packed buffers that might still be
  2632. * hanging around, which can happen if no
  2633. * further send was requested by the stack
  2634. */
  2635. atomic_inc(&queue->set_pci_flags_count);
  2636. buf->buffer->element[0].sflags |= SBAL_SFLAGS0_PCI_REQ;
  2637. }
  2638. }
  2639. }
  2640. queue->card->dev->trans_start = jiffies;
  2641. if (queue->card->options.performance_stats) {
  2642. queue->card->perf_stats.outbound_do_qdio_cnt++;
  2643. queue->card->perf_stats.outbound_do_qdio_start_time =
  2644. qeth_get_micros();
  2645. }
  2646. qdio_flags = QDIO_FLAG_SYNC_OUTPUT;
  2647. if (atomic_read(&queue->set_pci_flags_count))
  2648. qdio_flags |= QDIO_FLAG_PCI_OUT;
  2649. rc = do_QDIO(CARD_DDEV(queue->card), qdio_flags,
  2650. queue->queue_no, index, count);
  2651. if (queue->card->options.performance_stats)
  2652. queue->card->perf_stats.outbound_do_qdio_time +=
  2653. qeth_get_micros() -
  2654. queue->card->perf_stats.outbound_do_qdio_start_time;
  2655. atomic_add(count, &queue->used_buffers);
  2656. if (rc) {
  2657. queue->card->stats.tx_errors += count;
  2658. /* ignore temporary SIGA errors without busy condition */
  2659. if (rc == QDIO_ERROR_SIGA_TARGET)
  2660. return;
  2661. QETH_CARD_TEXT(queue->card, 2, "flushbuf");
  2662. QETH_CARD_TEXT_(queue->card, 2, " err%d", rc);
  2663. /* this must not happen under normal circumstances. if it
  2664. * happens something is really wrong -> recover */
  2665. qeth_schedule_recovery(queue->card);
  2666. return;
  2667. }
  2668. if (queue->card->options.performance_stats)
  2669. queue->card->perf_stats.bufs_sent += count;
  2670. }
  2671. static void qeth_check_outbound_queue(struct qeth_qdio_out_q *queue)
  2672. {
  2673. int index;
  2674. int flush_cnt = 0;
  2675. int q_was_packing = 0;
  2676. /*
  2677. * check if weed have to switch to non-packing mode or if
  2678. * we have to get a pci flag out on the queue
  2679. */
  2680. if ((atomic_read(&queue->used_buffers) <= QETH_LOW_WATERMARK_PACK) ||
  2681. !atomic_read(&queue->set_pci_flags_count)) {
  2682. if (atomic_xchg(&queue->state, QETH_OUT_Q_LOCKED_FLUSH) ==
  2683. QETH_OUT_Q_UNLOCKED) {
  2684. /*
  2685. * If we get in here, there was no action in
  2686. * do_send_packet. So, we check if there is a
  2687. * packing buffer to be flushed here.
  2688. */
  2689. netif_stop_queue(queue->card->dev);
  2690. index = queue->next_buf_to_fill;
  2691. q_was_packing = queue->do_pack;
  2692. /* queue->do_pack may change */
  2693. barrier();
  2694. flush_cnt += qeth_switch_to_nonpacking_if_needed(queue);
  2695. if (!flush_cnt &&
  2696. !atomic_read(&queue->set_pci_flags_count))
  2697. flush_cnt +=
  2698. qeth_flush_buffers_on_no_pci(queue);
  2699. if (queue->card->options.performance_stats &&
  2700. q_was_packing)
  2701. queue->card->perf_stats.bufs_sent_pack +=
  2702. flush_cnt;
  2703. if (flush_cnt)
  2704. qeth_flush_buffers(queue, index, flush_cnt);
  2705. atomic_set(&queue->state, QETH_OUT_Q_UNLOCKED);
  2706. }
  2707. }
  2708. }
  2709. void qeth_qdio_start_poll(struct ccw_device *ccwdev, int queue,
  2710. unsigned long card_ptr)
  2711. {
  2712. struct qeth_card *card = (struct qeth_card *)card_ptr;
  2713. if (card->dev && (card->dev->flags & IFF_UP))
  2714. napi_schedule(&card->napi);
  2715. }
  2716. EXPORT_SYMBOL_GPL(qeth_qdio_start_poll);
  2717. void qeth_qdio_input_handler(struct ccw_device *ccwdev, unsigned int qdio_err,
  2718. unsigned int queue, int first_element, int count,
  2719. unsigned long card_ptr)
  2720. {
  2721. struct qeth_card *card = (struct qeth_card *)card_ptr;
  2722. if (qdio_err)
  2723. qeth_schedule_recovery(card);
  2724. }
  2725. EXPORT_SYMBOL_GPL(qeth_qdio_input_handler);
  2726. void qeth_qdio_output_handler(struct ccw_device *ccwdev,
  2727. unsigned int qdio_error, int __queue, int first_element,
  2728. int count, unsigned long card_ptr)
  2729. {
  2730. struct qeth_card *card = (struct qeth_card *) card_ptr;
  2731. struct qeth_qdio_out_q *queue = card->qdio.out_qs[__queue];
  2732. struct qeth_qdio_out_buffer *buffer;
  2733. int i;
  2734. QETH_CARD_TEXT(card, 6, "qdouhdl");
  2735. if (qdio_error & QDIO_ERROR_ACTIVATE_CHECK_CONDITION) {
  2736. QETH_CARD_TEXT(card, 2, "achkcond");
  2737. netif_stop_queue(card->dev);
  2738. qeth_schedule_recovery(card);
  2739. return;
  2740. }
  2741. if (card->options.performance_stats) {
  2742. card->perf_stats.outbound_handler_cnt++;
  2743. card->perf_stats.outbound_handler_start_time =
  2744. qeth_get_micros();
  2745. }
  2746. for (i = first_element; i < (first_element + count); ++i) {
  2747. buffer = &queue->bufs[i % QDIO_MAX_BUFFERS_PER_Q];
  2748. qeth_handle_send_error(card, buffer, qdio_error);
  2749. qeth_clear_output_buffer(queue, buffer);
  2750. }
  2751. atomic_sub(count, &queue->used_buffers);
  2752. /* check if we need to do something on this outbound queue */
  2753. if (card->info.type != QETH_CARD_TYPE_IQD)
  2754. qeth_check_outbound_queue(queue);
  2755. netif_wake_queue(queue->card->dev);
  2756. if (card->options.performance_stats)
  2757. card->perf_stats.outbound_handler_time += qeth_get_micros() -
  2758. card->perf_stats.outbound_handler_start_time;
  2759. }
  2760. EXPORT_SYMBOL_GPL(qeth_qdio_output_handler);
  2761. int qeth_get_priority_queue(struct qeth_card *card, struct sk_buff *skb,
  2762. int ipv, int cast_type)
  2763. {
  2764. if (!ipv && (card->info.type == QETH_CARD_TYPE_OSD ||
  2765. card->info.type == QETH_CARD_TYPE_OSX))
  2766. return card->qdio.default_out_queue;
  2767. switch (card->qdio.no_out_queues) {
  2768. case 4:
  2769. if (cast_type && card->info.is_multicast_different)
  2770. return card->info.is_multicast_different &
  2771. (card->qdio.no_out_queues - 1);
  2772. if (card->qdio.do_prio_queueing && (ipv == 4)) {
  2773. const u8 tos = ip_hdr(skb)->tos;
  2774. if (card->qdio.do_prio_queueing ==
  2775. QETH_PRIO_Q_ING_TOS) {
  2776. if (tos & IP_TOS_NOTIMPORTANT)
  2777. return 3;
  2778. if (tos & IP_TOS_HIGHRELIABILITY)
  2779. return 2;
  2780. if (tos & IP_TOS_HIGHTHROUGHPUT)
  2781. return 1;
  2782. if (tos & IP_TOS_LOWDELAY)
  2783. return 0;
  2784. }
  2785. if (card->qdio.do_prio_queueing ==
  2786. QETH_PRIO_Q_ING_PREC)
  2787. return 3 - (tos >> 6);
  2788. } else if (card->qdio.do_prio_queueing && (ipv == 6)) {
  2789. /* TODO: IPv6!!! */
  2790. }
  2791. return card->qdio.default_out_queue;
  2792. case 1: /* fallthrough for single-out-queue 1920-device */
  2793. default:
  2794. return card->qdio.default_out_queue;
  2795. }
  2796. }
  2797. EXPORT_SYMBOL_GPL(qeth_get_priority_queue);
  2798. int qeth_get_elements_no(struct qeth_card *card, void *hdr,
  2799. struct sk_buff *skb, int elems)
  2800. {
  2801. int dlen = skb->len - skb->data_len;
  2802. int elements_needed = PFN_UP((unsigned long)skb->data + dlen - 1) -
  2803. PFN_DOWN((unsigned long)skb->data);
  2804. elements_needed += skb_shinfo(skb)->nr_frags;
  2805. if ((elements_needed + elems) > QETH_MAX_BUFFER_ELEMENTS(card)) {
  2806. QETH_DBF_MESSAGE(2, "Invalid size of IP packet "
  2807. "(Number=%d / Length=%d). Discarded.\n",
  2808. (elements_needed+elems), skb->len);
  2809. return 0;
  2810. }
  2811. return elements_needed;
  2812. }
  2813. EXPORT_SYMBOL_GPL(qeth_get_elements_no);
  2814. int qeth_hdr_chk_and_bounce(struct sk_buff *skb, int len)
  2815. {
  2816. int hroom, inpage, rest;
  2817. if (((unsigned long)skb->data & PAGE_MASK) !=
  2818. (((unsigned long)skb->data + len - 1) & PAGE_MASK)) {
  2819. hroom = skb_headroom(skb);
  2820. inpage = PAGE_SIZE - ((unsigned long) skb->data % PAGE_SIZE);
  2821. rest = len - inpage;
  2822. if (rest > hroom)
  2823. return 1;
  2824. memmove(skb->data - rest, skb->data, skb->len - skb->data_len);
  2825. skb->data -= rest;
  2826. QETH_DBF_MESSAGE(2, "skb bounce len: %d rest: %d\n", len, rest);
  2827. }
  2828. return 0;
  2829. }
  2830. EXPORT_SYMBOL_GPL(qeth_hdr_chk_and_bounce);
  2831. static inline void __qeth_fill_buffer(struct sk_buff *skb,
  2832. struct qdio_buffer *buffer, int is_tso, int *next_element_to_fill,
  2833. int offset)
  2834. {
  2835. int length = skb->len - skb->data_len;
  2836. int length_here;
  2837. int element;
  2838. char *data;
  2839. int first_lap, cnt;
  2840. struct skb_frag_struct *frag;
  2841. element = *next_element_to_fill;
  2842. data = skb->data;
  2843. first_lap = (is_tso == 0 ? 1 : 0);
  2844. if (offset >= 0) {
  2845. data = skb->data + offset;
  2846. length -= offset;
  2847. first_lap = 0;
  2848. }
  2849. while (length > 0) {
  2850. /* length_here is the remaining amount of data in this page */
  2851. length_here = PAGE_SIZE - ((unsigned long) data % PAGE_SIZE);
  2852. if (length < length_here)
  2853. length_here = length;
  2854. buffer->element[element].addr = data;
  2855. buffer->element[element].length = length_here;
  2856. length -= length_here;
  2857. if (!length) {
  2858. if (first_lap)
  2859. if (skb_shinfo(skb)->nr_frags)
  2860. buffer->element[element].eflags =
  2861. SBAL_EFLAGS_FIRST_FRAG;
  2862. else
  2863. buffer->element[element].eflags = 0;
  2864. else
  2865. buffer->element[element].eflags =
  2866. SBAL_EFLAGS_MIDDLE_FRAG;
  2867. } else {
  2868. if (first_lap)
  2869. buffer->element[element].eflags =
  2870. SBAL_EFLAGS_FIRST_FRAG;
  2871. else
  2872. buffer->element[element].eflags =
  2873. SBAL_EFLAGS_MIDDLE_FRAG;
  2874. }
  2875. data += length_here;
  2876. element++;
  2877. first_lap = 0;
  2878. }
  2879. for (cnt = 0; cnt < skb_shinfo(skb)->nr_frags; cnt++) {
  2880. frag = &skb_shinfo(skb)->frags[cnt];
  2881. buffer->element[element].addr = (char *)page_to_phys(frag->page)
  2882. + frag->page_offset;
  2883. buffer->element[element].length = frag->size;
  2884. buffer->element[element].eflags = SBAL_EFLAGS_MIDDLE_FRAG;
  2885. element++;
  2886. }
  2887. if (buffer->element[element - 1].eflags)
  2888. buffer->element[element - 1].eflags = SBAL_EFLAGS_LAST_FRAG;
  2889. *next_element_to_fill = element;
  2890. }
  2891. static inline int qeth_fill_buffer(struct qeth_qdio_out_q *queue,
  2892. struct qeth_qdio_out_buffer *buf, struct sk_buff *skb,
  2893. struct qeth_hdr *hdr, int offset, int hd_len)
  2894. {
  2895. struct qdio_buffer *buffer;
  2896. int flush_cnt = 0, hdr_len, large_send = 0;
  2897. buffer = buf->buffer;
  2898. atomic_inc(&skb->users);
  2899. skb_queue_tail(&buf->skb_list, skb);
  2900. /*check first on TSO ....*/
  2901. if (hdr->hdr.l3.id == QETH_HEADER_TYPE_TSO) {
  2902. int element = buf->next_element_to_fill;
  2903. hdr_len = sizeof(struct qeth_hdr_tso) +
  2904. ((struct qeth_hdr_tso *)hdr)->ext.dg_hdr_len;
  2905. /*fill first buffer entry only with header information */
  2906. buffer->element[element].addr = skb->data;
  2907. buffer->element[element].length = hdr_len;
  2908. buffer->element[element].eflags = SBAL_EFLAGS_FIRST_FRAG;
  2909. buf->next_element_to_fill++;
  2910. skb->data += hdr_len;
  2911. skb->len -= hdr_len;
  2912. large_send = 1;
  2913. }
  2914. if (offset >= 0) {
  2915. int element = buf->next_element_to_fill;
  2916. buffer->element[element].addr = hdr;
  2917. buffer->element[element].length = sizeof(struct qeth_hdr) +
  2918. hd_len;
  2919. buffer->element[element].eflags = SBAL_EFLAGS_FIRST_FRAG;
  2920. buf->is_header[element] = 1;
  2921. buf->next_element_to_fill++;
  2922. }
  2923. __qeth_fill_buffer(skb, buffer, large_send,
  2924. (int *)&buf->next_element_to_fill, offset);
  2925. if (!queue->do_pack) {
  2926. QETH_CARD_TEXT(queue->card, 6, "fillbfnp");
  2927. /* set state to PRIMED -> will be flushed */
  2928. atomic_set(&buf->state, QETH_QDIO_BUF_PRIMED);
  2929. flush_cnt = 1;
  2930. } else {
  2931. QETH_CARD_TEXT(queue->card, 6, "fillbfpa");
  2932. if (queue->card->options.performance_stats)
  2933. queue->card->perf_stats.skbs_sent_pack++;
  2934. if (buf->next_element_to_fill >=
  2935. QETH_MAX_BUFFER_ELEMENTS(queue->card)) {
  2936. /*
  2937. * packed buffer if full -> set state PRIMED
  2938. * -> will be flushed
  2939. */
  2940. atomic_set(&buf->state, QETH_QDIO_BUF_PRIMED);
  2941. flush_cnt = 1;
  2942. }
  2943. }
  2944. return flush_cnt;
  2945. }
  2946. int qeth_do_send_packet_fast(struct qeth_card *card,
  2947. struct qeth_qdio_out_q *queue, struct sk_buff *skb,
  2948. struct qeth_hdr *hdr, int elements_needed,
  2949. int offset, int hd_len)
  2950. {
  2951. struct qeth_qdio_out_buffer *buffer;
  2952. int index;
  2953. /* spin until we get the queue ... */
  2954. while (atomic_cmpxchg(&queue->state, QETH_OUT_Q_UNLOCKED,
  2955. QETH_OUT_Q_LOCKED) != QETH_OUT_Q_UNLOCKED);
  2956. /* ... now we've got the queue */
  2957. index = queue->next_buf_to_fill;
  2958. buffer = &queue->bufs[queue->next_buf_to_fill];
  2959. /*
  2960. * check if buffer is empty to make sure that we do not 'overtake'
  2961. * ourselves and try to fill a buffer that is already primed
  2962. */
  2963. if (atomic_read(&buffer->state) != QETH_QDIO_BUF_EMPTY)
  2964. goto out;
  2965. queue->next_buf_to_fill = (queue->next_buf_to_fill + 1) %
  2966. QDIO_MAX_BUFFERS_PER_Q;
  2967. atomic_set(&queue->state, QETH_OUT_Q_UNLOCKED);
  2968. qeth_fill_buffer(queue, buffer, skb, hdr, offset, hd_len);
  2969. qeth_flush_buffers(queue, index, 1);
  2970. return 0;
  2971. out:
  2972. atomic_set(&queue->state, QETH_OUT_Q_UNLOCKED);
  2973. return -EBUSY;
  2974. }
  2975. EXPORT_SYMBOL_GPL(qeth_do_send_packet_fast);
  2976. int qeth_do_send_packet(struct qeth_card *card, struct qeth_qdio_out_q *queue,
  2977. struct sk_buff *skb, struct qeth_hdr *hdr,
  2978. int elements_needed)
  2979. {
  2980. struct qeth_qdio_out_buffer *buffer;
  2981. int start_index;
  2982. int flush_count = 0;
  2983. int do_pack = 0;
  2984. int tmp;
  2985. int rc = 0;
  2986. /* spin until we get the queue ... */
  2987. while (atomic_cmpxchg(&queue->state, QETH_OUT_Q_UNLOCKED,
  2988. QETH_OUT_Q_LOCKED) != QETH_OUT_Q_UNLOCKED);
  2989. start_index = queue->next_buf_to_fill;
  2990. buffer = &queue->bufs[queue->next_buf_to_fill];
  2991. /*
  2992. * check if buffer is empty to make sure that we do not 'overtake'
  2993. * ourselves and try to fill a buffer that is already primed
  2994. */
  2995. if (atomic_read(&buffer->state) != QETH_QDIO_BUF_EMPTY) {
  2996. atomic_set(&queue->state, QETH_OUT_Q_UNLOCKED);
  2997. return -EBUSY;
  2998. }
  2999. /* check if we need to switch packing state of this queue */
  3000. qeth_switch_to_packing_if_needed(queue);
  3001. if (queue->do_pack) {
  3002. do_pack = 1;
  3003. /* does packet fit in current buffer? */
  3004. if ((QETH_MAX_BUFFER_ELEMENTS(card) -
  3005. buffer->next_element_to_fill) < elements_needed) {
  3006. /* ... no -> set state PRIMED */
  3007. atomic_set(&buffer->state, QETH_QDIO_BUF_PRIMED);
  3008. flush_count++;
  3009. queue->next_buf_to_fill =
  3010. (queue->next_buf_to_fill + 1) %
  3011. QDIO_MAX_BUFFERS_PER_Q;
  3012. buffer = &queue->bufs[queue->next_buf_to_fill];
  3013. /* we did a step forward, so check buffer state
  3014. * again */
  3015. if (atomic_read(&buffer->state) !=
  3016. QETH_QDIO_BUF_EMPTY) {
  3017. qeth_flush_buffers(queue, start_index,
  3018. flush_count);
  3019. atomic_set(&queue->state,
  3020. QETH_OUT_Q_UNLOCKED);
  3021. return -EBUSY;
  3022. }
  3023. }
  3024. }
  3025. tmp = qeth_fill_buffer(queue, buffer, skb, hdr, -1, 0);
  3026. queue->next_buf_to_fill = (queue->next_buf_to_fill + tmp) %
  3027. QDIO_MAX_BUFFERS_PER_Q;
  3028. flush_count += tmp;
  3029. if (flush_count)
  3030. qeth_flush_buffers(queue, start_index, flush_count);
  3031. else if (!atomic_read(&queue->set_pci_flags_count))
  3032. atomic_xchg(&queue->state, QETH_OUT_Q_LOCKED_FLUSH);
  3033. /*
  3034. * queue->state will go from LOCKED -> UNLOCKED or from
  3035. * LOCKED_FLUSH -> LOCKED if output_handler wanted to 'notify' us
  3036. * (switch packing state or flush buffer to get another pci flag out).
  3037. * In that case we will enter this loop
  3038. */
  3039. while (atomic_dec_return(&queue->state)) {
  3040. flush_count = 0;
  3041. start_index = queue->next_buf_to_fill;
  3042. /* check if we can go back to non-packing state */
  3043. flush_count += qeth_switch_to_nonpacking_if_needed(queue);
  3044. /*
  3045. * check if we need to flush a packing buffer to get a pci
  3046. * flag out on the queue
  3047. */
  3048. if (!flush_count && !atomic_read(&queue->set_pci_flags_count))
  3049. flush_count += qeth_flush_buffers_on_no_pci(queue);
  3050. if (flush_count)
  3051. qeth_flush_buffers(queue, start_index, flush_count);
  3052. }
  3053. /* at this point the queue is UNLOCKED again */
  3054. if (queue->card->options.performance_stats && do_pack)
  3055. queue->card->perf_stats.bufs_sent_pack += flush_count;
  3056. return rc;
  3057. }
  3058. EXPORT_SYMBOL_GPL(qeth_do_send_packet);
  3059. static int qeth_setadp_promisc_mode_cb(struct qeth_card *card,
  3060. struct qeth_reply *reply, unsigned long data)
  3061. {
  3062. struct qeth_ipa_cmd *cmd;
  3063. struct qeth_ipacmd_setadpparms *setparms;
  3064. QETH_CARD_TEXT(card, 4, "prmadpcb");
  3065. cmd = (struct qeth_ipa_cmd *) data;
  3066. setparms = &(cmd->data.setadapterparms);
  3067. qeth_default_setadapterparms_cb(card, reply, (unsigned long)cmd);
  3068. if (cmd->hdr.return_code) {
  3069. QETH_CARD_TEXT_(card, 4, "prmrc%2.2x", cmd->hdr.return_code);
  3070. setparms->data.mode = SET_PROMISC_MODE_OFF;
  3071. }
  3072. card->info.promisc_mode = setparms->data.mode;
  3073. return 0;
  3074. }
  3075. void qeth_setadp_promisc_mode(struct qeth_card *card)
  3076. {
  3077. enum qeth_ipa_promisc_modes mode;
  3078. struct net_device *dev = card->dev;
  3079. struct qeth_cmd_buffer *iob;
  3080. struct qeth_ipa_cmd *cmd;
  3081. QETH_CARD_TEXT(card, 4, "setprom");
  3082. if (((dev->flags & IFF_PROMISC) &&
  3083. (card->info.promisc_mode == SET_PROMISC_MODE_ON)) ||
  3084. (!(dev->flags & IFF_PROMISC) &&
  3085. (card->info.promisc_mode == SET_PROMISC_MODE_OFF)))
  3086. return;
  3087. mode = SET_PROMISC_MODE_OFF;
  3088. if (dev->flags & IFF_PROMISC)
  3089. mode = SET_PROMISC_MODE_ON;
  3090. QETH_CARD_TEXT_(card, 4, "mode:%x", mode);
  3091. iob = qeth_get_adapter_cmd(card, IPA_SETADP_SET_PROMISC_MODE,
  3092. sizeof(struct qeth_ipacmd_setadpparms));
  3093. cmd = (struct qeth_ipa_cmd *)(iob->data + IPA_PDU_HEADER_SIZE);
  3094. cmd->data.setadapterparms.data.mode = mode;
  3095. qeth_send_ipa_cmd(card, iob, qeth_setadp_promisc_mode_cb, NULL);
  3096. }
  3097. EXPORT_SYMBOL_GPL(qeth_setadp_promisc_mode);
  3098. int qeth_change_mtu(struct net_device *dev, int new_mtu)
  3099. {
  3100. struct qeth_card *card;
  3101. char dbf_text[15];
  3102. card = dev->ml_priv;
  3103. QETH_CARD_TEXT(card, 4, "chgmtu");
  3104. sprintf(dbf_text, "%8x", new_mtu);
  3105. QETH_CARD_TEXT(card, 4, dbf_text);
  3106. if (new_mtu < 64)
  3107. return -EINVAL;
  3108. if (new_mtu > 65535)
  3109. return -EINVAL;
  3110. if ((!qeth_is_supported(card, IPA_IP_FRAGMENTATION)) &&
  3111. (!qeth_mtu_is_valid(card, new_mtu)))
  3112. return -EINVAL;
  3113. dev->mtu = new_mtu;
  3114. return 0;
  3115. }
  3116. EXPORT_SYMBOL_GPL(qeth_change_mtu);
  3117. struct net_device_stats *qeth_get_stats(struct net_device *dev)
  3118. {
  3119. struct qeth_card *card;
  3120. card = dev->ml_priv;
  3121. QETH_CARD_TEXT(card, 5, "getstat");
  3122. return &card->stats;
  3123. }
  3124. EXPORT_SYMBOL_GPL(qeth_get_stats);
  3125. static int qeth_setadpparms_change_macaddr_cb(struct qeth_card *card,
  3126. struct qeth_reply *reply, unsigned long data)
  3127. {
  3128. struct qeth_ipa_cmd *cmd;
  3129. QETH_CARD_TEXT(card, 4, "chgmaccb");
  3130. cmd = (struct qeth_ipa_cmd *) data;
  3131. if (!card->options.layer2 ||
  3132. !(card->info.mac_bits & QETH_LAYER2_MAC_READ)) {
  3133. memcpy(card->dev->dev_addr,
  3134. &cmd->data.setadapterparms.data.change_addr.addr,
  3135. OSA_ADDR_LEN);
  3136. card->info.mac_bits |= QETH_LAYER2_MAC_READ;
  3137. }
  3138. qeth_default_setadapterparms_cb(card, reply, (unsigned long) cmd);
  3139. return 0;
  3140. }
  3141. int qeth_setadpparms_change_macaddr(struct qeth_card *card)
  3142. {
  3143. int rc;
  3144. struct qeth_cmd_buffer *iob;
  3145. struct qeth_ipa_cmd *cmd;
  3146. QETH_CARD_TEXT(card, 4, "chgmac");
  3147. iob = qeth_get_adapter_cmd(card, IPA_SETADP_ALTER_MAC_ADDRESS,
  3148. sizeof(struct qeth_ipacmd_setadpparms));
  3149. cmd = (struct qeth_ipa_cmd *)(iob->data+IPA_PDU_HEADER_SIZE);
  3150. cmd->data.setadapterparms.data.change_addr.cmd = CHANGE_ADDR_READ_MAC;
  3151. cmd->data.setadapterparms.data.change_addr.addr_size = OSA_ADDR_LEN;
  3152. memcpy(&cmd->data.setadapterparms.data.change_addr.addr,
  3153. card->dev->dev_addr, OSA_ADDR_LEN);
  3154. rc = qeth_send_ipa_cmd(card, iob, qeth_setadpparms_change_macaddr_cb,
  3155. NULL);
  3156. return rc;
  3157. }
  3158. EXPORT_SYMBOL_GPL(qeth_setadpparms_change_macaddr);
  3159. static int qeth_setadpparms_set_access_ctrl_cb(struct qeth_card *card,
  3160. struct qeth_reply *reply, unsigned long data)
  3161. {
  3162. struct qeth_ipa_cmd *cmd;
  3163. struct qeth_set_access_ctrl *access_ctrl_req;
  3164. QETH_CARD_TEXT(card, 4, "setaccb");
  3165. cmd = (struct qeth_ipa_cmd *) data;
  3166. access_ctrl_req = &cmd->data.setadapterparms.data.set_access_ctrl;
  3167. QETH_DBF_TEXT_(SETUP, 2, "setaccb");
  3168. QETH_DBF_TEXT_(SETUP, 2, "%s", card->gdev->dev.kobj.name);
  3169. QETH_DBF_TEXT_(SETUP, 2, "rc=%d",
  3170. cmd->data.setadapterparms.hdr.return_code);
  3171. switch (cmd->data.setadapterparms.hdr.return_code) {
  3172. case SET_ACCESS_CTRL_RC_SUCCESS:
  3173. case SET_ACCESS_CTRL_RC_ALREADY_NOT_ISOLATED:
  3174. case SET_ACCESS_CTRL_RC_ALREADY_ISOLATED:
  3175. {
  3176. card->options.isolation = access_ctrl_req->subcmd_code;
  3177. if (card->options.isolation == ISOLATION_MODE_NONE) {
  3178. dev_info(&card->gdev->dev,
  3179. "QDIO data connection isolation is deactivated\n");
  3180. } else {
  3181. dev_info(&card->gdev->dev,
  3182. "QDIO data connection isolation is activated\n");
  3183. }
  3184. QETH_DBF_MESSAGE(3, "OK:SET_ACCESS_CTRL(%s, %d)==%d\n",
  3185. card->gdev->dev.kobj.name,
  3186. access_ctrl_req->subcmd_code,
  3187. cmd->data.setadapterparms.hdr.return_code);
  3188. break;
  3189. }
  3190. case SET_ACCESS_CTRL_RC_NOT_SUPPORTED:
  3191. {
  3192. QETH_DBF_MESSAGE(3, "ERR:SET_ACCESS_CTRL(%s,%d)==%d\n",
  3193. card->gdev->dev.kobj.name,
  3194. access_ctrl_req->subcmd_code,
  3195. cmd->data.setadapterparms.hdr.return_code);
  3196. dev_err(&card->gdev->dev, "Adapter does not "
  3197. "support QDIO data connection isolation\n");
  3198. /* ensure isolation mode is "none" */
  3199. card->options.isolation = ISOLATION_MODE_NONE;
  3200. break;
  3201. }
  3202. case SET_ACCESS_CTRL_RC_NONE_SHARED_ADAPTER:
  3203. {
  3204. QETH_DBF_MESSAGE(3, "ERR:SET_ACCESS_MODE(%s,%d)==%d\n",
  3205. card->gdev->dev.kobj.name,
  3206. access_ctrl_req->subcmd_code,
  3207. cmd->data.setadapterparms.hdr.return_code);
  3208. dev_err(&card->gdev->dev,
  3209. "Adapter is dedicated. "
  3210. "QDIO data connection isolation not supported\n");
  3211. /* ensure isolation mode is "none" */
  3212. card->options.isolation = ISOLATION_MODE_NONE;
  3213. break;
  3214. }
  3215. case SET_ACCESS_CTRL_RC_ACTIVE_CHECKSUM_OFF:
  3216. {
  3217. QETH_DBF_MESSAGE(3, "ERR:SET_ACCESS_MODE(%s,%d)==%d\n",
  3218. card->gdev->dev.kobj.name,
  3219. access_ctrl_req->subcmd_code,
  3220. cmd->data.setadapterparms.hdr.return_code);
  3221. dev_err(&card->gdev->dev,
  3222. "TSO does not permit QDIO data connection isolation\n");
  3223. /* ensure isolation mode is "none" */
  3224. card->options.isolation = ISOLATION_MODE_NONE;
  3225. break;
  3226. }
  3227. default:
  3228. {
  3229. /* this should never happen */
  3230. QETH_DBF_MESSAGE(3, "ERR:SET_ACCESS_MODE(%s,%d)==%d"
  3231. "==UNKNOWN\n",
  3232. card->gdev->dev.kobj.name,
  3233. access_ctrl_req->subcmd_code,
  3234. cmd->data.setadapterparms.hdr.return_code);
  3235. /* ensure isolation mode is "none" */
  3236. card->options.isolation = ISOLATION_MODE_NONE;
  3237. break;
  3238. }
  3239. }
  3240. qeth_default_setadapterparms_cb(card, reply, (unsigned long) cmd);
  3241. return 0;
  3242. }
  3243. static int qeth_setadpparms_set_access_ctrl(struct qeth_card *card,
  3244. enum qeth_ipa_isolation_modes isolation)
  3245. {
  3246. int rc;
  3247. struct qeth_cmd_buffer *iob;
  3248. struct qeth_ipa_cmd *cmd;
  3249. struct qeth_set_access_ctrl *access_ctrl_req;
  3250. QETH_CARD_TEXT(card, 4, "setacctl");
  3251. QETH_DBF_TEXT_(SETUP, 2, "setacctl");
  3252. QETH_DBF_TEXT_(SETUP, 2, "%s", card->gdev->dev.kobj.name);
  3253. iob = qeth_get_adapter_cmd(card, IPA_SETADP_SET_ACCESS_CONTROL,
  3254. sizeof(struct qeth_ipacmd_setadpparms_hdr) +
  3255. sizeof(struct qeth_set_access_ctrl));
  3256. cmd = (struct qeth_ipa_cmd *)(iob->data+IPA_PDU_HEADER_SIZE);
  3257. access_ctrl_req = &cmd->data.setadapterparms.data.set_access_ctrl;
  3258. access_ctrl_req->subcmd_code = isolation;
  3259. rc = qeth_send_ipa_cmd(card, iob, qeth_setadpparms_set_access_ctrl_cb,
  3260. NULL);
  3261. QETH_DBF_TEXT_(SETUP, 2, "rc=%d", rc);
  3262. return rc;
  3263. }
  3264. int qeth_set_access_ctrl_online(struct qeth_card *card)
  3265. {
  3266. int rc = 0;
  3267. QETH_CARD_TEXT(card, 4, "setactlo");
  3268. if ((card->info.type == QETH_CARD_TYPE_OSD ||
  3269. card->info.type == QETH_CARD_TYPE_OSX) &&
  3270. qeth_adp_supported(card, IPA_SETADP_SET_ACCESS_CONTROL)) {
  3271. rc = qeth_setadpparms_set_access_ctrl(card,
  3272. card->options.isolation);
  3273. if (rc) {
  3274. QETH_DBF_MESSAGE(3,
  3275. "IPA(SET_ACCESS_CTRL,%s,%d) sent failed\n",
  3276. card->gdev->dev.kobj.name,
  3277. rc);
  3278. }
  3279. } else if (card->options.isolation != ISOLATION_MODE_NONE) {
  3280. card->options.isolation = ISOLATION_MODE_NONE;
  3281. dev_err(&card->gdev->dev, "Adapter does not "
  3282. "support QDIO data connection isolation\n");
  3283. rc = -EOPNOTSUPP;
  3284. }
  3285. return rc;
  3286. }
  3287. EXPORT_SYMBOL_GPL(qeth_set_access_ctrl_online);
  3288. void qeth_tx_timeout(struct net_device *dev)
  3289. {
  3290. struct qeth_card *card;
  3291. card = dev->ml_priv;
  3292. QETH_CARD_TEXT(card, 4, "txtimeo");
  3293. card->stats.tx_errors++;
  3294. qeth_schedule_recovery(card);
  3295. }
  3296. EXPORT_SYMBOL_GPL(qeth_tx_timeout);
  3297. int qeth_mdio_read(struct net_device *dev, int phy_id, int regnum)
  3298. {
  3299. struct qeth_card *card = dev->ml_priv;
  3300. int rc = 0;
  3301. switch (regnum) {
  3302. case MII_BMCR: /* Basic mode control register */
  3303. rc = BMCR_FULLDPLX;
  3304. if ((card->info.link_type != QETH_LINK_TYPE_GBIT_ETH) &&
  3305. (card->info.link_type != QETH_LINK_TYPE_OSN) &&
  3306. (card->info.link_type != QETH_LINK_TYPE_10GBIT_ETH))
  3307. rc |= BMCR_SPEED100;
  3308. break;
  3309. case MII_BMSR: /* Basic mode status register */
  3310. rc = BMSR_ERCAP | BMSR_ANEGCOMPLETE | BMSR_LSTATUS |
  3311. BMSR_10HALF | BMSR_10FULL | BMSR_100HALF | BMSR_100FULL |
  3312. BMSR_100BASE4;
  3313. break;
  3314. case MII_PHYSID1: /* PHYS ID 1 */
  3315. rc = (dev->dev_addr[0] << 16) | (dev->dev_addr[1] << 8) |
  3316. dev->dev_addr[2];
  3317. rc = (rc >> 5) & 0xFFFF;
  3318. break;
  3319. case MII_PHYSID2: /* PHYS ID 2 */
  3320. rc = (dev->dev_addr[2] << 10) & 0xFFFF;
  3321. break;
  3322. case MII_ADVERTISE: /* Advertisement control reg */
  3323. rc = ADVERTISE_ALL;
  3324. break;
  3325. case MII_LPA: /* Link partner ability reg */
  3326. rc = LPA_10HALF | LPA_10FULL | LPA_100HALF | LPA_100FULL |
  3327. LPA_100BASE4 | LPA_LPACK;
  3328. break;
  3329. case MII_EXPANSION: /* Expansion register */
  3330. break;
  3331. case MII_DCOUNTER: /* disconnect counter */
  3332. break;
  3333. case MII_FCSCOUNTER: /* false carrier counter */
  3334. break;
  3335. case MII_NWAYTEST: /* N-way auto-neg test register */
  3336. break;
  3337. case MII_RERRCOUNTER: /* rx error counter */
  3338. rc = card->stats.rx_errors;
  3339. break;
  3340. case MII_SREVISION: /* silicon revision */
  3341. break;
  3342. case MII_RESV1: /* reserved 1 */
  3343. break;
  3344. case MII_LBRERROR: /* loopback, rx, bypass error */
  3345. break;
  3346. case MII_PHYADDR: /* physical address */
  3347. break;
  3348. case MII_RESV2: /* reserved 2 */
  3349. break;
  3350. case MII_TPISTATUS: /* TPI status for 10mbps */
  3351. break;
  3352. case MII_NCONFIG: /* network interface config */
  3353. break;
  3354. default:
  3355. break;
  3356. }
  3357. return rc;
  3358. }
  3359. EXPORT_SYMBOL_GPL(qeth_mdio_read);
  3360. static int qeth_send_ipa_snmp_cmd(struct qeth_card *card,
  3361. struct qeth_cmd_buffer *iob, int len,
  3362. int (*reply_cb)(struct qeth_card *, struct qeth_reply *,
  3363. unsigned long),
  3364. void *reply_param)
  3365. {
  3366. u16 s1, s2;
  3367. QETH_CARD_TEXT(card, 4, "sendsnmp");
  3368. memcpy(iob->data, IPA_PDU_HEADER, IPA_PDU_HEADER_SIZE);
  3369. memcpy(QETH_IPA_CMD_DEST_ADDR(iob->data),
  3370. &card->token.ulp_connection_r, QETH_MPC_TOKEN_LENGTH);
  3371. /* adjust PDU length fields in IPA_PDU_HEADER */
  3372. s1 = (u32) IPA_PDU_HEADER_SIZE + len;
  3373. s2 = (u32) len;
  3374. memcpy(QETH_IPA_PDU_LEN_TOTAL(iob->data), &s1, 2);
  3375. memcpy(QETH_IPA_PDU_LEN_PDU1(iob->data), &s2, 2);
  3376. memcpy(QETH_IPA_PDU_LEN_PDU2(iob->data), &s2, 2);
  3377. memcpy(QETH_IPA_PDU_LEN_PDU3(iob->data), &s2, 2);
  3378. return qeth_send_control_data(card, IPA_PDU_HEADER_SIZE + len, iob,
  3379. reply_cb, reply_param);
  3380. }
  3381. static int qeth_snmp_command_cb(struct qeth_card *card,
  3382. struct qeth_reply *reply, unsigned long sdata)
  3383. {
  3384. struct qeth_ipa_cmd *cmd;
  3385. struct qeth_arp_query_info *qinfo;
  3386. struct qeth_snmp_cmd *snmp;
  3387. unsigned char *data;
  3388. __u16 data_len;
  3389. QETH_CARD_TEXT(card, 3, "snpcmdcb");
  3390. cmd = (struct qeth_ipa_cmd *) sdata;
  3391. data = (unsigned char *)((char *)cmd - reply->offset);
  3392. qinfo = (struct qeth_arp_query_info *) reply->param;
  3393. snmp = &cmd->data.setadapterparms.data.snmp;
  3394. if (cmd->hdr.return_code) {
  3395. QETH_CARD_TEXT_(card, 4, "scer1%i", cmd->hdr.return_code);
  3396. return 0;
  3397. }
  3398. if (cmd->data.setadapterparms.hdr.return_code) {
  3399. cmd->hdr.return_code =
  3400. cmd->data.setadapterparms.hdr.return_code;
  3401. QETH_CARD_TEXT_(card, 4, "scer2%i", cmd->hdr.return_code);
  3402. return 0;
  3403. }
  3404. data_len = *((__u16 *)QETH_IPA_PDU_LEN_PDU1(data));
  3405. if (cmd->data.setadapterparms.hdr.seq_no == 1)
  3406. data_len -= (__u16)((char *)&snmp->data - (char *)cmd);
  3407. else
  3408. data_len -= (__u16)((char *)&snmp->request - (char *)cmd);
  3409. /* check if there is enough room in userspace */
  3410. if ((qinfo->udata_len - qinfo->udata_offset) < data_len) {
  3411. QETH_CARD_TEXT_(card, 4, "scer3%i", -ENOMEM);
  3412. cmd->hdr.return_code = -ENOMEM;
  3413. return 0;
  3414. }
  3415. QETH_CARD_TEXT_(card, 4, "snore%i",
  3416. cmd->data.setadapterparms.hdr.used_total);
  3417. QETH_CARD_TEXT_(card, 4, "sseqn%i",
  3418. cmd->data.setadapterparms.hdr.seq_no);
  3419. /*copy entries to user buffer*/
  3420. if (cmd->data.setadapterparms.hdr.seq_no == 1) {
  3421. memcpy(qinfo->udata + qinfo->udata_offset,
  3422. (char *)snmp,
  3423. data_len + offsetof(struct qeth_snmp_cmd, data));
  3424. qinfo->udata_offset += offsetof(struct qeth_snmp_cmd, data);
  3425. } else {
  3426. memcpy(qinfo->udata + qinfo->udata_offset,
  3427. (char *)&snmp->request, data_len);
  3428. }
  3429. qinfo->udata_offset += data_len;
  3430. /* check if all replies received ... */
  3431. QETH_CARD_TEXT_(card, 4, "srtot%i",
  3432. cmd->data.setadapterparms.hdr.used_total);
  3433. QETH_CARD_TEXT_(card, 4, "srseq%i",
  3434. cmd->data.setadapterparms.hdr.seq_no);
  3435. if (cmd->data.setadapterparms.hdr.seq_no <
  3436. cmd->data.setadapterparms.hdr.used_total)
  3437. return 1;
  3438. return 0;
  3439. }
  3440. int qeth_snmp_command(struct qeth_card *card, char __user *udata)
  3441. {
  3442. struct qeth_cmd_buffer *iob;
  3443. struct qeth_ipa_cmd *cmd;
  3444. struct qeth_snmp_ureq *ureq;
  3445. int req_len;
  3446. struct qeth_arp_query_info qinfo = {0, };
  3447. int rc = 0;
  3448. QETH_CARD_TEXT(card, 3, "snmpcmd");
  3449. if (card->info.guestlan)
  3450. return -EOPNOTSUPP;
  3451. if ((!qeth_adp_supported(card, IPA_SETADP_SET_SNMP_CONTROL)) &&
  3452. (!card->options.layer2)) {
  3453. return -EOPNOTSUPP;
  3454. }
  3455. /* skip 4 bytes (data_len struct member) to get req_len */
  3456. if (copy_from_user(&req_len, udata + sizeof(int), sizeof(int)))
  3457. return -EFAULT;
  3458. ureq = memdup_user(udata, req_len + sizeof(struct qeth_snmp_ureq_hdr));
  3459. if (IS_ERR(ureq)) {
  3460. QETH_CARD_TEXT(card, 2, "snmpnome");
  3461. return PTR_ERR(ureq);
  3462. }
  3463. qinfo.udata_len = ureq->hdr.data_len;
  3464. qinfo.udata = kzalloc(qinfo.udata_len, GFP_KERNEL);
  3465. if (!qinfo.udata) {
  3466. kfree(ureq);
  3467. return -ENOMEM;
  3468. }
  3469. qinfo.udata_offset = sizeof(struct qeth_snmp_ureq_hdr);
  3470. iob = qeth_get_adapter_cmd(card, IPA_SETADP_SET_SNMP_CONTROL,
  3471. QETH_SNMP_SETADP_CMDLENGTH + req_len);
  3472. cmd = (struct qeth_ipa_cmd *)(iob->data+IPA_PDU_HEADER_SIZE);
  3473. memcpy(&cmd->data.setadapterparms.data.snmp, &ureq->cmd, req_len);
  3474. rc = qeth_send_ipa_snmp_cmd(card, iob, QETH_SETADP_BASE_LEN + req_len,
  3475. qeth_snmp_command_cb, (void *)&qinfo);
  3476. if (rc)
  3477. QETH_DBF_MESSAGE(2, "SNMP command failed on %s: (0x%x)\n",
  3478. QETH_CARD_IFNAME(card), rc);
  3479. else {
  3480. if (copy_to_user(udata, qinfo.udata, qinfo.udata_len))
  3481. rc = -EFAULT;
  3482. }
  3483. kfree(ureq);
  3484. kfree(qinfo.udata);
  3485. return rc;
  3486. }
  3487. EXPORT_SYMBOL_GPL(qeth_snmp_command);
  3488. static inline int qeth_get_qdio_q_format(struct qeth_card *card)
  3489. {
  3490. switch (card->info.type) {
  3491. case QETH_CARD_TYPE_IQD:
  3492. return 2;
  3493. default:
  3494. return 0;
  3495. }
  3496. }
  3497. static void qeth_determine_capabilities(struct qeth_card *card)
  3498. {
  3499. int rc;
  3500. int length;
  3501. char *prcd;
  3502. struct ccw_device *ddev;
  3503. int ddev_offline = 0;
  3504. QETH_DBF_TEXT(SETUP, 2, "detcapab");
  3505. ddev = CARD_DDEV(card);
  3506. if (!ddev->online) {
  3507. ddev_offline = 1;
  3508. rc = ccw_device_set_online(ddev);
  3509. if (rc) {
  3510. QETH_DBF_TEXT_(SETUP, 2, "3err%d", rc);
  3511. goto out;
  3512. }
  3513. }
  3514. rc = qeth_read_conf_data(card, (void **) &prcd, &length);
  3515. if (rc) {
  3516. QETH_DBF_MESSAGE(2, "%s qeth_read_conf_data returned %i\n",
  3517. dev_name(&card->gdev->dev), rc);
  3518. QETH_DBF_TEXT_(SETUP, 2, "5err%d", rc);
  3519. goto out_offline;
  3520. }
  3521. qeth_configure_unitaddr(card, prcd);
  3522. qeth_configure_blkt_default(card, prcd);
  3523. kfree(prcd);
  3524. rc = qdio_get_ssqd_desc(ddev, &card->ssqd);
  3525. if (rc)
  3526. QETH_DBF_TEXT_(SETUP, 2, "6err%d", rc);
  3527. out_offline:
  3528. if (ddev_offline == 1)
  3529. ccw_device_set_offline(ddev);
  3530. out:
  3531. return;
  3532. }
  3533. static int qeth_qdio_establish(struct qeth_card *card)
  3534. {
  3535. struct qdio_initialize init_data;
  3536. char *qib_param_field;
  3537. struct qdio_buffer **in_sbal_ptrs;
  3538. struct qdio_buffer **out_sbal_ptrs;
  3539. int i, j, k;
  3540. int rc = 0;
  3541. QETH_DBF_TEXT(SETUP, 2, "qdioest");
  3542. qib_param_field = kzalloc(QDIO_MAX_BUFFERS_PER_Q * sizeof(char),
  3543. GFP_KERNEL);
  3544. if (!qib_param_field)
  3545. return -ENOMEM;
  3546. qeth_create_qib_param_field(card, qib_param_field);
  3547. qeth_create_qib_param_field_blkt(card, qib_param_field);
  3548. in_sbal_ptrs = kmalloc(QDIO_MAX_BUFFERS_PER_Q * sizeof(void *),
  3549. GFP_KERNEL);
  3550. if (!in_sbal_ptrs) {
  3551. kfree(qib_param_field);
  3552. return -ENOMEM;
  3553. }
  3554. for (i = 0; i < QDIO_MAX_BUFFERS_PER_Q; ++i)
  3555. in_sbal_ptrs[i] = (struct qdio_buffer *)
  3556. virt_to_phys(card->qdio.in_q->bufs[i].buffer);
  3557. out_sbal_ptrs =
  3558. kmalloc(card->qdio.no_out_queues * QDIO_MAX_BUFFERS_PER_Q *
  3559. sizeof(void *), GFP_KERNEL);
  3560. if (!out_sbal_ptrs) {
  3561. kfree(in_sbal_ptrs);
  3562. kfree(qib_param_field);
  3563. return -ENOMEM;
  3564. }
  3565. for (i = 0, k = 0; i < card->qdio.no_out_queues; ++i)
  3566. for (j = 0; j < QDIO_MAX_BUFFERS_PER_Q; ++j, ++k) {
  3567. out_sbal_ptrs[k] = (struct qdio_buffer *)virt_to_phys(
  3568. card->qdio.out_qs[i]->bufs[j].buffer);
  3569. }
  3570. memset(&init_data, 0, sizeof(struct qdio_initialize));
  3571. init_data.cdev = CARD_DDEV(card);
  3572. init_data.q_format = qeth_get_qdio_q_format(card);
  3573. init_data.qib_param_field_format = 0;
  3574. init_data.qib_param_field = qib_param_field;
  3575. init_data.no_input_qs = 1;
  3576. init_data.no_output_qs = card->qdio.no_out_queues;
  3577. init_data.input_handler = card->discipline.input_handler;
  3578. init_data.output_handler = card->discipline.output_handler;
  3579. init_data.queue_start_poll = card->discipline.start_poll;
  3580. init_data.int_parm = (unsigned long) card;
  3581. init_data.input_sbal_addr_array = (void **) in_sbal_ptrs;
  3582. init_data.output_sbal_addr_array = (void **) out_sbal_ptrs;
  3583. init_data.scan_threshold =
  3584. (card->info.type == QETH_CARD_TYPE_IQD) ? 8 : 32;
  3585. if (atomic_cmpxchg(&card->qdio.state, QETH_QDIO_ALLOCATED,
  3586. QETH_QDIO_ESTABLISHED) == QETH_QDIO_ALLOCATED) {
  3587. rc = qdio_allocate(&init_data);
  3588. if (rc) {
  3589. atomic_set(&card->qdio.state, QETH_QDIO_ALLOCATED);
  3590. goto out;
  3591. }
  3592. rc = qdio_establish(&init_data);
  3593. if (rc) {
  3594. atomic_set(&card->qdio.state, QETH_QDIO_ALLOCATED);
  3595. qdio_free(CARD_DDEV(card));
  3596. }
  3597. }
  3598. out:
  3599. kfree(out_sbal_ptrs);
  3600. kfree(in_sbal_ptrs);
  3601. kfree(qib_param_field);
  3602. return rc;
  3603. }
  3604. static void qeth_core_free_card(struct qeth_card *card)
  3605. {
  3606. QETH_DBF_TEXT(SETUP, 2, "freecrd");
  3607. QETH_DBF_HEX(SETUP, 2, &card, sizeof(void *));
  3608. qeth_clean_channel(&card->read);
  3609. qeth_clean_channel(&card->write);
  3610. if (card->dev)
  3611. free_netdev(card->dev);
  3612. kfree(card->ip_tbd_list);
  3613. qeth_free_qdio_buffers(card);
  3614. unregister_service_level(&card->qeth_service_level);
  3615. kfree(card);
  3616. }
  3617. static struct ccw_device_id qeth_ids[] = {
  3618. {CCW_DEVICE_DEVTYPE(0x1731, 0x01, 0x1732, 0x01),
  3619. .driver_info = QETH_CARD_TYPE_OSD},
  3620. {CCW_DEVICE_DEVTYPE(0x1731, 0x05, 0x1732, 0x05),
  3621. .driver_info = QETH_CARD_TYPE_IQD},
  3622. {CCW_DEVICE_DEVTYPE(0x1731, 0x06, 0x1732, 0x06),
  3623. .driver_info = QETH_CARD_TYPE_OSN},
  3624. {CCW_DEVICE_DEVTYPE(0x1731, 0x02, 0x1732, 0x03),
  3625. .driver_info = QETH_CARD_TYPE_OSM},
  3626. {CCW_DEVICE_DEVTYPE(0x1731, 0x02, 0x1732, 0x02),
  3627. .driver_info = QETH_CARD_TYPE_OSX},
  3628. {},
  3629. };
  3630. MODULE_DEVICE_TABLE(ccw, qeth_ids);
  3631. static struct ccw_driver qeth_ccw_driver = {
  3632. .driver = {
  3633. .owner = THIS_MODULE,
  3634. .name = "qeth",
  3635. },
  3636. .ids = qeth_ids,
  3637. .probe = ccwgroup_probe_ccwdev,
  3638. .remove = ccwgroup_remove_ccwdev,
  3639. };
  3640. static int qeth_core_driver_group(const char *buf, struct device *root_dev,
  3641. unsigned long driver_id)
  3642. {
  3643. return ccwgroup_create_from_string(root_dev, driver_id,
  3644. &qeth_ccw_driver, 3, buf);
  3645. }
  3646. int qeth_core_hardsetup_card(struct qeth_card *card)
  3647. {
  3648. int retries = 0;
  3649. int rc;
  3650. QETH_DBF_TEXT(SETUP, 2, "hrdsetup");
  3651. atomic_set(&card->force_alloc_skb, 0);
  3652. qeth_get_channel_path_desc(card);
  3653. retry:
  3654. if (retries)
  3655. QETH_DBF_MESSAGE(2, "%s Retrying to do IDX activates.\n",
  3656. dev_name(&card->gdev->dev));
  3657. ccw_device_set_offline(CARD_DDEV(card));
  3658. ccw_device_set_offline(CARD_WDEV(card));
  3659. ccw_device_set_offline(CARD_RDEV(card));
  3660. rc = ccw_device_set_online(CARD_RDEV(card));
  3661. if (rc)
  3662. goto retriable;
  3663. rc = ccw_device_set_online(CARD_WDEV(card));
  3664. if (rc)
  3665. goto retriable;
  3666. rc = ccw_device_set_online(CARD_DDEV(card));
  3667. if (rc)
  3668. goto retriable;
  3669. rc = qeth_qdio_clear_card(card, card->info.type != QETH_CARD_TYPE_IQD);
  3670. retriable:
  3671. if (rc == -ERESTARTSYS) {
  3672. QETH_DBF_TEXT(SETUP, 2, "break1");
  3673. return rc;
  3674. } else if (rc) {
  3675. QETH_DBF_TEXT_(SETUP, 2, "1err%d", rc);
  3676. if (++retries > 3)
  3677. goto out;
  3678. else
  3679. goto retry;
  3680. }
  3681. qeth_determine_capabilities(card);
  3682. qeth_init_tokens(card);
  3683. qeth_init_func_level(card);
  3684. rc = qeth_idx_activate_channel(&card->read, qeth_idx_read_cb);
  3685. if (rc == -ERESTARTSYS) {
  3686. QETH_DBF_TEXT(SETUP, 2, "break2");
  3687. return rc;
  3688. } else if (rc) {
  3689. QETH_DBF_TEXT_(SETUP, 2, "3err%d", rc);
  3690. if (--retries < 0)
  3691. goto out;
  3692. else
  3693. goto retry;
  3694. }
  3695. rc = qeth_idx_activate_channel(&card->write, qeth_idx_write_cb);
  3696. if (rc == -ERESTARTSYS) {
  3697. QETH_DBF_TEXT(SETUP, 2, "break3");
  3698. return rc;
  3699. } else if (rc) {
  3700. QETH_DBF_TEXT_(SETUP, 2, "4err%d", rc);
  3701. if (--retries < 0)
  3702. goto out;
  3703. else
  3704. goto retry;
  3705. }
  3706. card->read_or_write_problem = 0;
  3707. rc = qeth_mpc_initialize(card);
  3708. if (rc) {
  3709. QETH_DBF_TEXT_(SETUP, 2, "5err%d", rc);
  3710. goto out;
  3711. }
  3712. card->options.ipa4.supported_funcs = 0;
  3713. card->options.adp.supported_funcs = 0;
  3714. card->info.diagass_support = 0;
  3715. qeth_query_ipassists(card, QETH_PROT_IPV4);
  3716. if (qeth_is_supported(card, IPA_SETADAPTERPARMS))
  3717. qeth_query_setadapterparms(card);
  3718. if (qeth_adp_supported(card, IPA_SETADP_SET_DIAG_ASSIST))
  3719. qeth_query_setdiagass(card);
  3720. return 0;
  3721. out:
  3722. dev_warn(&card->gdev->dev, "The qeth device driver failed to recover "
  3723. "an error on the device\n");
  3724. QETH_DBF_MESSAGE(2, "%s Initialization in hardsetup failed! rc=%d\n",
  3725. dev_name(&card->gdev->dev), rc);
  3726. return rc;
  3727. }
  3728. EXPORT_SYMBOL_GPL(qeth_core_hardsetup_card);
  3729. static inline int qeth_create_skb_frag(struct qdio_buffer_element *element,
  3730. struct sk_buff **pskb, int offset, int *pfrag, int data_len)
  3731. {
  3732. struct page *page = virt_to_page(element->addr);
  3733. if (*pskb == NULL) {
  3734. /* the upper protocol layers assume that there is data in the
  3735. * skb itself. Copy a small amount (64 bytes) to make them
  3736. * happy. */
  3737. *pskb = dev_alloc_skb(64 + ETH_HLEN);
  3738. if (!(*pskb))
  3739. return -ENOMEM;
  3740. skb_reserve(*pskb, ETH_HLEN);
  3741. if (data_len <= 64) {
  3742. memcpy(skb_put(*pskb, data_len), element->addr + offset,
  3743. data_len);
  3744. } else {
  3745. get_page(page);
  3746. memcpy(skb_put(*pskb, 64), element->addr + offset, 64);
  3747. skb_fill_page_desc(*pskb, *pfrag, page, offset + 64,
  3748. data_len - 64);
  3749. (*pskb)->data_len += data_len - 64;
  3750. (*pskb)->len += data_len - 64;
  3751. (*pskb)->truesize += data_len - 64;
  3752. (*pfrag)++;
  3753. }
  3754. } else {
  3755. get_page(page);
  3756. skb_fill_page_desc(*pskb, *pfrag, page, offset, data_len);
  3757. (*pskb)->data_len += data_len;
  3758. (*pskb)->len += data_len;
  3759. (*pskb)->truesize += data_len;
  3760. (*pfrag)++;
  3761. }
  3762. return 0;
  3763. }
  3764. struct sk_buff *qeth_core_get_next_skb(struct qeth_card *card,
  3765. struct qdio_buffer *buffer,
  3766. struct qdio_buffer_element **__element, int *__offset,
  3767. struct qeth_hdr **hdr)
  3768. {
  3769. struct qdio_buffer_element *element = *__element;
  3770. int offset = *__offset;
  3771. struct sk_buff *skb = NULL;
  3772. int skb_len = 0;
  3773. void *data_ptr;
  3774. int data_len;
  3775. int headroom = 0;
  3776. int use_rx_sg = 0;
  3777. int frag = 0;
  3778. /* qeth_hdr must not cross element boundaries */
  3779. if (element->length < offset + sizeof(struct qeth_hdr)) {
  3780. if (qeth_is_last_sbale(element))
  3781. return NULL;
  3782. element++;
  3783. offset = 0;
  3784. if (element->length < sizeof(struct qeth_hdr))
  3785. return NULL;
  3786. }
  3787. *hdr = element->addr + offset;
  3788. offset += sizeof(struct qeth_hdr);
  3789. switch ((*hdr)->hdr.l2.id) {
  3790. case QETH_HEADER_TYPE_LAYER2:
  3791. skb_len = (*hdr)->hdr.l2.pkt_length;
  3792. break;
  3793. case QETH_HEADER_TYPE_LAYER3:
  3794. skb_len = (*hdr)->hdr.l3.length;
  3795. if ((card->info.link_type == QETH_LINK_TYPE_LANE_TR) ||
  3796. (card->info.link_type == QETH_LINK_TYPE_HSTR))
  3797. headroom = TR_HLEN;
  3798. else
  3799. headroom = ETH_HLEN;
  3800. break;
  3801. case QETH_HEADER_TYPE_OSN:
  3802. skb_len = (*hdr)->hdr.osn.pdu_length;
  3803. headroom = sizeof(struct qeth_hdr);
  3804. break;
  3805. default:
  3806. break;
  3807. }
  3808. if (!skb_len)
  3809. return NULL;
  3810. if ((skb_len >= card->options.rx_sg_cb) &&
  3811. (!(card->info.type == QETH_CARD_TYPE_OSN)) &&
  3812. (!atomic_read(&card->force_alloc_skb))) {
  3813. use_rx_sg = 1;
  3814. } else {
  3815. skb = dev_alloc_skb(skb_len + headroom);
  3816. if (!skb)
  3817. goto no_mem;
  3818. if (headroom)
  3819. skb_reserve(skb, headroom);
  3820. }
  3821. data_ptr = element->addr + offset;
  3822. while (skb_len) {
  3823. data_len = min(skb_len, (int)(element->length - offset));
  3824. if (data_len) {
  3825. if (use_rx_sg) {
  3826. if (qeth_create_skb_frag(element, &skb, offset,
  3827. &frag, data_len))
  3828. goto no_mem;
  3829. } else {
  3830. memcpy(skb_put(skb, data_len), data_ptr,
  3831. data_len);
  3832. }
  3833. }
  3834. skb_len -= data_len;
  3835. if (skb_len) {
  3836. if (qeth_is_last_sbale(element)) {
  3837. QETH_CARD_TEXT(card, 4, "unexeob");
  3838. QETH_CARD_HEX(card, 2, buffer, sizeof(void *));
  3839. dev_kfree_skb_any(skb);
  3840. card->stats.rx_errors++;
  3841. return NULL;
  3842. }
  3843. element++;
  3844. offset = 0;
  3845. data_ptr = element->addr;
  3846. } else {
  3847. offset += data_len;
  3848. }
  3849. }
  3850. *__element = element;
  3851. *__offset = offset;
  3852. if (use_rx_sg && card->options.performance_stats) {
  3853. card->perf_stats.sg_skbs_rx++;
  3854. card->perf_stats.sg_frags_rx += skb_shinfo(skb)->nr_frags;
  3855. }
  3856. return skb;
  3857. no_mem:
  3858. if (net_ratelimit()) {
  3859. QETH_CARD_TEXT(card, 2, "noskbmem");
  3860. }
  3861. card->stats.rx_dropped++;
  3862. return NULL;
  3863. }
  3864. EXPORT_SYMBOL_GPL(qeth_core_get_next_skb);
  3865. static void qeth_unregister_dbf_views(void)
  3866. {
  3867. int x;
  3868. for (x = 0; x < QETH_DBF_INFOS; x++) {
  3869. debug_unregister(qeth_dbf[x].id);
  3870. qeth_dbf[x].id = NULL;
  3871. }
  3872. }
  3873. void qeth_dbf_longtext(debug_info_t *id, int level, char *fmt, ...)
  3874. {
  3875. char dbf_txt_buf[32];
  3876. va_list args;
  3877. if (level > id->level)
  3878. return;
  3879. va_start(args, fmt);
  3880. vsnprintf(dbf_txt_buf, sizeof(dbf_txt_buf), fmt, args);
  3881. va_end(args);
  3882. debug_text_event(id, level, dbf_txt_buf);
  3883. }
  3884. EXPORT_SYMBOL_GPL(qeth_dbf_longtext);
  3885. static int qeth_register_dbf_views(void)
  3886. {
  3887. int ret;
  3888. int x;
  3889. for (x = 0; x < QETH_DBF_INFOS; x++) {
  3890. /* register the areas */
  3891. qeth_dbf[x].id = debug_register(qeth_dbf[x].name,
  3892. qeth_dbf[x].pages,
  3893. qeth_dbf[x].areas,
  3894. qeth_dbf[x].len);
  3895. if (qeth_dbf[x].id == NULL) {
  3896. qeth_unregister_dbf_views();
  3897. return -ENOMEM;
  3898. }
  3899. /* register a view */
  3900. ret = debug_register_view(qeth_dbf[x].id, qeth_dbf[x].view);
  3901. if (ret) {
  3902. qeth_unregister_dbf_views();
  3903. return ret;
  3904. }
  3905. /* set a passing level */
  3906. debug_set_level(qeth_dbf[x].id, qeth_dbf[x].level);
  3907. }
  3908. return 0;
  3909. }
  3910. int qeth_core_load_discipline(struct qeth_card *card,
  3911. enum qeth_discipline_id discipline)
  3912. {
  3913. int rc = 0;
  3914. switch (discipline) {
  3915. case QETH_DISCIPLINE_LAYER3:
  3916. card->discipline.ccwgdriver = try_then_request_module(
  3917. symbol_get(qeth_l3_ccwgroup_driver),
  3918. "qeth_l3");
  3919. break;
  3920. case QETH_DISCIPLINE_LAYER2:
  3921. card->discipline.ccwgdriver = try_then_request_module(
  3922. symbol_get(qeth_l2_ccwgroup_driver),
  3923. "qeth_l2");
  3924. break;
  3925. }
  3926. if (!card->discipline.ccwgdriver) {
  3927. dev_err(&card->gdev->dev, "There is no kernel module to "
  3928. "support discipline %d\n", discipline);
  3929. rc = -EINVAL;
  3930. }
  3931. return rc;
  3932. }
  3933. void qeth_core_free_discipline(struct qeth_card *card)
  3934. {
  3935. if (card->options.layer2)
  3936. symbol_put(qeth_l2_ccwgroup_driver);
  3937. else
  3938. symbol_put(qeth_l3_ccwgroup_driver);
  3939. card->discipline.ccwgdriver = NULL;
  3940. }
  3941. static int qeth_core_probe_device(struct ccwgroup_device *gdev)
  3942. {
  3943. struct qeth_card *card;
  3944. struct device *dev;
  3945. int rc;
  3946. unsigned long flags;
  3947. char dbf_name[20];
  3948. QETH_DBF_TEXT(SETUP, 2, "probedev");
  3949. dev = &gdev->dev;
  3950. if (!get_device(dev))
  3951. return -ENODEV;
  3952. QETH_DBF_TEXT_(SETUP, 2, "%s", dev_name(&gdev->dev));
  3953. card = qeth_alloc_card();
  3954. if (!card) {
  3955. QETH_DBF_TEXT_(SETUP, 2, "1err%d", -ENOMEM);
  3956. rc = -ENOMEM;
  3957. goto err_dev;
  3958. }
  3959. snprintf(dbf_name, sizeof(dbf_name), "qeth_card_%s",
  3960. dev_name(&gdev->dev));
  3961. card->debug = debug_register(dbf_name, 2, 1, 8);
  3962. if (!card->debug) {
  3963. QETH_DBF_TEXT_(SETUP, 2, "%s", "qcdbf");
  3964. rc = -ENOMEM;
  3965. goto err_card;
  3966. }
  3967. debug_register_view(card->debug, &debug_hex_ascii_view);
  3968. card->read.ccwdev = gdev->cdev[0];
  3969. card->write.ccwdev = gdev->cdev[1];
  3970. card->data.ccwdev = gdev->cdev[2];
  3971. dev_set_drvdata(&gdev->dev, card);
  3972. card->gdev = gdev;
  3973. gdev->cdev[0]->handler = qeth_irq;
  3974. gdev->cdev[1]->handler = qeth_irq;
  3975. gdev->cdev[2]->handler = qeth_irq;
  3976. rc = qeth_determine_card_type(card);
  3977. if (rc) {
  3978. QETH_DBF_TEXT_(SETUP, 2, "3err%d", rc);
  3979. goto err_dbf;
  3980. }
  3981. rc = qeth_setup_card(card);
  3982. if (rc) {
  3983. QETH_DBF_TEXT_(SETUP, 2, "2err%d", rc);
  3984. goto err_dbf;
  3985. }
  3986. if (card->info.type == QETH_CARD_TYPE_OSN)
  3987. rc = qeth_core_create_osn_attributes(dev);
  3988. else
  3989. rc = qeth_core_create_device_attributes(dev);
  3990. if (rc)
  3991. goto err_dbf;
  3992. switch (card->info.type) {
  3993. case QETH_CARD_TYPE_OSN:
  3994. case QETH_CARD_TYPE_OSM:
  3995. rc = qeth_core_load_discipline(card, QETH_DISCIPLINE_LAYER2);
  3996. if (rc)
  3997. goto err_attr;
  3998. rc = card->discipline.ccwgdriver->probe(card->gdev);
  3999. if (rc)
  4000. goto err_disc;
  4001. case QETH_CARD_TYPE_OSD:
  4002. case QETH_CARD_TYPE_OSX:
  4003. default:
  4004. break;
  4005. }
  4006. write_lock_irqsave(&qeth_core_card_list.rwlock, flags);
  4007. list_add_tail(&card->list, &qeth_core_card_list.list);
  4008. write_unlock_irqrestore(&qeth_core_card_list.rwlock, flags);
  4009. qeth_determine_capabilities(card);
  4010. return 0;
  4011. err_disc:
  4012. qeth_core_free_discipline(card);
  4013. err_attr:
  4014. if (card->info.type == QETH_CARD_TYPE_OSN)
  4015. qeth_core_remove_osn_attributes(dev);
  4016. else
  4017. qeth_core_remove_device_attributes(dev);
  4018. err_dbf:
  4019. debug_unregister(card->debug);
  4020. err_card:
  4021. qeth_core_free_card(card);
  4022. err_dev:
  4023. put_device(dev);
  4024. return rc;
  4025. }
  4026. static void qeth_core_remove_device(struct ccwgroup_device *gdev)
  4027. {
  4028. unsigned long flags;
  4029. struct qeth_card *card = dev_get_drvdata(&gdev->dev);
  4030. QETH_DBF_TEXT(SETUP, 2, "removedv");
  4031. if (card->info.type == QETH_CARD_TYPE_OSN) {
  4032. qeth_core_remove_osn_attributes(&gdev->dev);
  4033. } else {
  4034. qeth_core_remove_device_attributes(&gdev->dev);
  4035. }
  4036. if (card->discipline.ccwgdriver) {
  4037. card->discipline.ccwgdriver->remove(gdev);
  4038. qeth_core_free_discipline(card);
  4039. }
  4040. debug_unregister(card->debug);
  4041. write_lock_irqsave(&qeth_core_card_list.rwlock, flags);
  4042. list_del(&card->list);
  4043. write_unlock_irqrestore(&qeth_core_card_list.rwlock, flags);
  4044. qeth_core_free_card(card);
  4045. dev_set_drvdata(&gdev->dev, NULL);
  4046. put_device(&gdev->dev);
  4047. return;
  4048. }
  4049. static int qeth_core_set_online(struct ccwgroup_device *gdev)
  4050. {
  4051. struct qeth_card *card = dev_get_drvdata(&gdev->dev);
  4052. int rc = 0;
  4053. int def_discipline;
  4054. if (!card->discipline.ccwgdriver) {
  4055. if (card->info.type == QETH_CARD_TYPE_IQD)
  4056. def_discipline = QETH_DISCIPLINE_LAYER3;
  4057. else
  4058. def_discipline = QETH_DISCIPLINE_LAYER2;
  4059. rc = qeth_core_load_discipline(card, def_discipline);
  4060. if (rc)
  4061. goto err;
  4062. rc = card->discipline.ccwgdriver->probe(card->gdev);
  4063. if (rc)
  4064. goto err;
  4065. }
  4066. rc = card->discipline.ccwgdriver->set_online(gdev);
  4067. err:
  4068. return rc;
  4069. }
  4070. static int qeth_core_set_offline(struct ccwgroup_device *gdev)
  4071. {
  4072. struct qeth_card *card = dev_get_drvdata(&gdev->dev);
  4073. return card->discipline.ccwgdriver->set_offline(gdev);
  4074. }
  4075. static void qeth_core_shutdown(struct ccwgroup_device *gdev)
  4076. {
  4077. struct qeth_card *card = dev_get_drvdata(&gdev->dev);
  4078. if (card->discipline.ccwgdriver &&
  4079. card->discipline.ccwgdriver->shutdown)
  4080. card->discipline.ccwgdriver->shutdown(gdev);
  4081. }
  4082. static int qeth_core_prepare(struct ccwgroup_device *gdev)
  4083. {
  4084. struct qeth_card *card = dev_get_drvdata(&gdev->dev);
  4085. if (card->discipline.ccwgdriver &&
  4086. card->discipline.ccwgdriver->prepare)
  4087. return card->discipline.ccwgdriver->prepare(gdev);
  4088. return 0;
  4089. }
  4090. static void qeth_core_complete(struct ccwgroup_device *gdev)
  4091. {
  4092. struct qeth_card *card = dev_get_drvdata(&gdev->dev);
  4093. if (card->discipline.ccwgdriver &&
  4094. card->discipline.ccwgdriver->complete)
  4095. card->discipline.ccwgdriver->complete(gdev);
  4096. }
  4097. static int qeth_core_freeze(struct ccwgroup_device *gdev)
  4098. {
  4099. struct qeth_card *card = dev_get_drvdata(&gdev->dev);
  4100. if (card->discipline.ccwgdriver &&
  4101. card->discipline.ccwgdriver->freeze)
  4102. return card->discipline.ccwgdriver->freeze(gdev);
  4103. return 0;
  4104. }
  4105. static int qeth_core_thaw(struct ccwgroup_device *gdev)
  4106. {
  4107. struct qeth_card *card = dev_get_drvdata(&gdev->dev);
  4108. if (card->discipline.ccwgdriver &&
  4109. card->discipline.ccwgdriver->thaw)
  4110. return card->discipline.ccwgdriver->thaw(gdev);
  4111. return 0;
  4112. }
  4113. static int qeth_core_restore(struct ccwgroup_device *gdev)
  4114. {
  4115. struct qeth_card *card = dev_get_drvdata(&gdev->dev);
  4116. if (card->discipline.ccwgdriver &&
  4117. card->discipline.ccwgdriver->restore)
  4118. return card->discipline.ccwgdriver->restore(gdev);
  4119. return 0;
  4120. }
  4121. static struct ccwgroup_driver qeth_core_ccwgroup_driver = {
  4122. .driver = {
  4123. .owner = THIS_MODULE,
  4124. .name = "qeth",
  4125. },
  4126. .driver_id = 0xD8C5E3C8,
  4127. .probe = qeth_core_probe_device,
  4128. .remove = qeth_core_remove_device,
  4129. .set_online = qeth_core_set_online,
  4130. .set_offline = qeth_core_set_offline,
  4131. .shutdown = qeth_core_shutdown,
  4132. .prepare = qeth_core_prepare,
  4133. .complete = qeth_core_complete,
  4134. .freeze = qeth_core_freeze,
  4135. .thaw = qeth_core_thaw,
  4136. .restore = qeth_core_restore,
  4137. };
  4138. static ssize_t
  4139. qeth_core_driver_group_store(struct device_driver *ddrv, const char *buf,
  4140. size_t count)
  4141. {
  4142. int err;
  4143. err = qeth_core_driver_group(buf, qeth_core_root_dev,
  4144. qeth_core_ccwgroup_driver.driver_id);
  4145. if (err)
  4146. return err;
  4147. else
  4148. return count;
  4149. }
  4150. static DRIVER_ATTR(group, 0200, NULL, qeth_core_driver_group_store);
  4151. static struct {
  4152. const char str[ETH_GSTRING_LEN];
  4153. } qeth_ethtool_stats_keys[] = {
  4154. /* 0 */{"rx skbs"},
  4155. {"rx buffers"},
  4156. {"tx skbs"},
  4157. {"tx buffers"},
  4158. {"tx skbs no packing"},
  4159. {"tx buffers no packing"},
  4160. {"tx skbs packing"},
  4161. {"tx buffers packing"},
  4162. {"tx sg skbs"},
  4163. {"tx sg frags"},
  4164. /* 10 */{"rx sg skbs"},
  4165. {"rx sg frags"},
  4166. {"rx sg page allocs"},
  4167. {"tx large kbytes"},
  4168. {"tx large count"},
  4169. {"tx pk state ch n->p"},
  4170. {"tx pk state ch p->n"},
  4171. {"tx pk watermark low"},
  4172. {"tx pk watermark high"},
  4173. {"queue 0 buffer usage"},
  4174. /* 20 */{"queue 1 buffer usage"},
  4175. {"queue 2 buffer usage"},
  4176. {"queue 3 buffer usage"},
  4177. {"rx poll time"},
  4178. {"rx poll count"},
  4179. {"rx do_QDIO time"},
  4180. {"rx do_QDIO count"},
  4181. {"tx handler time"},
  4182. {"tx handler count"},
  4183. {"tx time"},
  4184. /* 30 */{"tx count"},
  4185. {"tx do_QDIO time"},
  4186. {"tx do_QDIO count"},
  4187. {"tx csum"},
  4188. {"tx lin"},
  4189. };
  4190. int qeth_core_get_sset_count(struct net_device *dev, int stringset)
  4191. {
  4192. switch (stringset) {
  4193. case ETH_SS_STATS:
  4194. return (sizeof(qeth_ethtool_stats_keys) / ETH_GSTRING_LEN);
  4195. default:
  4196. return -EINVAL;
  4197. }
  4198. }
  4199. EXPORT_SYMBOL_GPL(qeth_core_get_sset_count);
  4200. void qeth_core_get_ethtool_stats(struct net_device *dev,
  4201. struct ethtool_stats *stats, u64 *data)
  4202. {
  4203. struct qeth_card *card = dev->ml_priv;
  4204. data[0] = card->stats.rx_packets -
  4205. card->perf_stats.initial_rx_packets;
  4206. data[1] = card->perf_stats.bufs_rec;
  4207. data[2] = card->stats.tx_packets -
  4208. card->perf_stats.initial_tx_packets;
  4209. data[3] = card->perf_stats.bufs_sent;
  4210. data[4] = card->stats.tx_packets - card->perf_stats.initial_tx_packets
  4211. - card->perf_stats.skbs_sent_pack;
  4212. data[5] = card->perf_stats.bufs_sent - card->perf_stats.bufs_sent_pack;
  4213. data[6] = card->perf_stats.skbs_sent_pack;
  4214. data[7] = card->perf_stats.bufs_sent_pack;
  4215. data[8] = card->perf_stats.sg_skbs_sent;
  4216. data[9] = card->perf_stats.sg_frags_sent;
  4217. data[10] = card->perf_stats.sg_skbs_rx;
  4218. data[11] = card->perf_stats.sg_frags_rx;
  4219. data[12] = card->perf_stats.sg_alloc_page_rx;
  4220. data[13] = (card->perf_stats.large_send_bytes >> 10);
  4221. data[14] = card->perf_stats.large_send_cnt;
  4222. data[15] = card->perf_stats.sc_dp_p;
  4223. data[16] = card->perf_stats.sc_p_dp;
  4224. data[17] = QETH_LOW_WATERMARK_PACK;
  4225. data[18] = QETH_HIGH_WATERMARK_PACK;
  4226. data[19] = atomic_read(&card->qdio.out_qs[0]->used_buffers);
  4227. data[20] = (card->qdio.no_out_queues > 1) ?
  4228. atomic_read(&card->qdio.out_qs[1]->used_buffers) : 0;
  4229. data[21] = (card->qdio.no_out_queues > 2) ?
  4230. atomic_read(&card->qdio.out_qs[2]->used_buffers) : 0;
  4231. data[22] = (card->qdio.no_out_queues > 3) ?
  4232. atomic_read(&card->qdio.out_qs[3]->used_buffers) : 0;
  4233. data[23] = card->perf_stats.inbound_time;
  4234. data[24] = card->perf_stats.inbound_cnt;
  4235. data[25] = card->perf_stats.inbound_do_qdio_time;
  4236. data[26] = card->perf_stats.inbound_do_qdio_cnt;
  4237. data[27] = card->perf_stats.outbound_handler_time;
  4238. data[28] = card->perf_stats.outbound_handler_cnt;
  4239. data[29] = card->perf_stats.outbound_time;
  4240. data[30] = card->perf_stats.outbound_cnt;
  4241. data[31] = card->perf_stats.outbound_do_qdio_time;
  4242. data[32] = card->perf_stats.outbound_do_qdio_cnt;
  4243. data[33] = card->perf_stats.tx_csum;
  4244. data[34] = card->perf_stats.tx_lin;
  4245. }
  4246. EXPORT_SYMBOL_GPL(qeth_core_get_ethtool_stats);
  4247. void qeth_core_get_strings(struct net_device *dev, u32 stringset, u8 *data)
  4248. {
  4249. switch (stringset) {
  4250. case ETH_SS_STATS:
  4251. memcpy(data, &qeth_ethtool_stats_keys,
  4252. sizeof(qeth_ethtool_stats_keys));
  4253. break;
  4254. default:
  4255. WARN_ON(1);
  4256. break;
  4257. }
  4258. }
  4259. EXPORT_SYMBOL_GPL(qeth_core_get_strings);
  4260. void qeth_core_get_drvinfo(struct net_device *dev,
  4261. struct ethtool_drvinfo *info)
  4262. {
  4263. struct qeth_card *card = dev->ml_priv;
  4264. if (card->options.layer2)
  4265. strcpy(info->driver, "qeth_l2");
  4266. else
  4267. strcpy(info->driver, "qeth_l3");
  4268. strcpy(info->version, "1.0");
  4269. strcpy(info->fw_version, card->info.mcl_level);
  4270. sprintf(info->bus_info, "%s/%s/%s",
  4271. CARD_RDEV_ID(card),
  4272. CARD_WDEV_ID(card),
  4273. CARD_DDEV_ID(card));
  4274. }
  4275. EXPORT_SYMBOL_GPL(qeth_core_get_drvinfo);
  4276. int qeth_core_ethtool_get_settings(struct net_device *netdev,
  4277. struct ethtool_cmd *ecmd)
  4278. {
  4279. struct qeth_card *card = netdev->ml_priv;
  4280. enum qeth_link_types link_type;
  4281. if ((card->info.type == QETH_CARD_TYPE_IQD) || (card->info.guestlan))
  4282. link_type = QETH_LINK_TYPE_10GBIT_ETH;
  4283. else
  4284. link_type = card->info.link_type;
  4285. ecmd->transceiver = XCVR_INTERNAL;
  4286. ecmd->supported = SUPPORTED_Autoneg;
  4287. ecmd->advertising = ADVERTISED_Autoneg;
  4288. ecmd->duplex = DUPLEX_FULL;
  4289. ecmd->autoneg = AUTONEG_ENABLE;
  4290. switch (link_type) {
  4291. case QETH_LINK_TYPE_FAST_ETH:
  4292. case QETH_LINK_TYPE_LANE_ETH100:
  4293. ecmd->supported |= SUPPORTED_10baseT_Half |
  4294. SUPPORTED_10baseT_Full |
  4295. SUPPORTED_100baseT_Half |
  4296. SUPPORTED_100baseT_Full |
  4297. SUPPORTED_TP;
  4298. ecmd->advertising |= ADVERTISED_10baseT_Half |
  4299. ADVERTISED_10baseT_Full |
  4300. ADVERTISED_100baseT_Half |
  4301. ADVERTISED_100baseT_Full |
  4302. ADVERTISED_TP;
  4303. ecmd->speed = SPEED_100;
  4304. ecmd->port = PORT_TP;
  4305. break;
  4306. case QETH_LINK_TYPE_GBIT_ETH:
  4307. case QETH_LINK_TYPE_LANE_ETH1000:
  4308. ecmd->supported |= SUPPORTED_10baseT_Half |
  4309. SUPPORTED_10baseT_Full |
  4310. SUPPORTED_100baseT_Half |
  4311. SUPPORTED_100baseT_Full |
  4312. SUPPORTED_1000baseT_Half |
  4313. SUPPORTED_1000baseT_Full |
  4314. SUPPORTED_FIBRE;
  4315. ecmd->advertising |= ADVERTISED_10baseT_Half |
  4316. ADVERTISED_10baseT_Full |
  4317. ADVERTISED_100baseT_Half |
  4318. ADVERTISED_100baseT_Full |
  4319. ADVERTISED_1000baseT_Half |
  4320. ADVERTISED_1000baseT_Full |
  4321. ADVERTISED_FIBRE;
  4322. ecmd->speed = SPEED_1000;
  4323. ecmd->port = PORT_FIBRE;
  4324. break;
  4325. case QETH_LINK_TYPE_10GBIT_ETH:
  4326. ecmd->supported |= SUPPORTED_10baseT_Half |
  4327. SUPPORTED_10baseT_Full |
  4328. SUPPORTED_100baseT_Half |
  4329. SUPPORTED_100baseT_Full |
  4330. SUPPORTED_1000baseT_Half |
  4331. SUPPORTED_1000baseT_Full |
  4332. SUPPORTED_10000baseT_Full |
  4333. SUPPORTED_FIBRE;
  4334. ecmd->advertising |= ADVERTISED_10baseT_Half |
  4335. ADVERTISED_10baseT_Full |
  4336. ADVERTISED_100baseT_Half |
  4337. ADVERTISED_100baseT_Full |
  4338. ADVERTISED_1000baseT_Half |
  4339. ADVERTISED_1000baseT_Full |
  4340. ADVERTISED_10000baseT_Full |
  4341. ADVERTISED_FIBRE;
  4342. ecmd->speed = SPEED_10000;
  4343. ecmd->port = PORT_FIBRE;
  4344. break;
  4345. default:
  4346. ecmd->supported |= SUPPORTED_10baseT_Half |
  4347. SUPPORTED_10baseT_Full |
  4348. SUPPORTED_TP;
  4349. ecmd->advertising |= ADVERTISED_10baseT_Half |
  4350. ADVERTISED_10baseT_Full |
  4351. ADVERTISED_TP;
  4352. ecmd->speed = SPEED_10;
  4353. ecmd->port = PORT_TP;
  4354. }
  4355. return 0;
  4356. }
  4357. EXPORT_SYMBOL_GPL(qeth_core_ethtool_get_settings);
  4358. static int __init qeth_core_init(void)
  4359. {
  4360. int rc;
  4361. pr_info("loading core functions\n");
  4362. INIT_LIST_HEAD(&qeth_core_card_list.list);
  4363. rwlock_init(&qeth_core_card_list.rwlock);
  4364. rc = qeth_register_dbf_views();
  4365. if (rc)
  4366. goto out_err;
  4367. rc = ccw_driver_register(&qeth_ccw_driver);
  4368. if (rc)
  4369. goto ccw_err;
  4370. rc = ccwgroup_driver_register(&qeth_core_ccwgroup_driver);
  4371. if (rc)
  4372. goto ccwgroup_err;
  4373. rc = driver_create_file(&qeth_core_ccwgroup_driver.driver,
  4374. &driver_attr_group);
  4375. if (rc)
  4376. goto driver_err;
  4377. qeth_core_root_dev = root_device_register("qeth");
  4378. rc = IS_ERR(qeth_core_root_dev) ? PTR_ERR(qeth_core_root_dev) : 0;
  4379. if (rc)
  4380. goto register_err;
  4381. qeth_core_header_cache = kmem_cache_create("qeth_hdr",
  4382. sizeof(struct qeth_hdr) + ETH_HLEN, 64, 0, NULL);
  4383. if (!qeth_core_header_cache) {
  4384. rc = -ENOMEM;
  4385. goto slab_err;
  4386. }
  4387. return 0;
  4388. slab_err:
  4389. root_device_unregister(qeth_core_root_dev);
  4390. register_err:
  4391. driver_remove_file(&qeth_core_ccwgroup_driver.driver,
  4392. &driver_attr_group);
  4393. driver_err:
  4394. ccwgroup_driver_unregister(&qeth_core_ccwgroup_driver);
  4395. ccwgroup_err:
  4396. ccw_driver_unregister(&qeth_ccw_driver);
  4397. ccw_err:
  4398. QETH_DBF_MESSAGE(2, "Initialization failed with code %d\n", rc);
  4399. qeth_unregister_dbf_views();
  4400. out_err:
  4401. pr_err("Initializing the qeth device driver failed\n");
  4402. return rc;
  4403. }
  4404. static void __exit qeth_core_exit(void)
  4405. {
  4406. root_device_unregister(qeth_core_root_dev);
  4407. driver_remove_file(&qeth_core_ccwgroup_driver.driver,
  4408. &driver_attr_group);
  4409. ccwgroup_driver_unregister(&qeth_core_ccwgroup_driver);
  4410. ccw_driver_unregister(&qeth_ccw_driver);
  4411. kmem_cache_destroy(qeth_core_header_cache);
  4412. qeth_unregister_dbf_views();
  4413. pr_info("core functions removed\n");
  4414. }
  4415. module_init(qeth_core_init);
  4416. module_exit(qeth_core_exit);
  4417. MODULE_AUTHOR("Frank Blaschka <frank.blaschka@de.ibm.com>");
  4418. MODULE_DESCRIPTION("qeth core functions");
  4419. MODULE_LICENSE("GPL");