arizona-core.c 24 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812813814815816817818819820821822823824825826827828829830831832833834835836837838839840841842843844845846847848849850851852853854855856857858859860861862863864865866867868869870871872873874875876877878879880881882883884885886887888889890891892893894895896897898899900901902903904905906907908909910911912913914915916917918919920921922923924925926927928929930931932933934935936937938939940941942943944945946947948949950951952953954955956957958959960961962963964965966967968969970971972973974975976977978979980981982
  1. /*
  2. * Arizona core driver
  3. *
  4. * Copyright 2012 Wolfson Microelectronics plc
  5. *
  6. * Author: Mark Brown <broonie@opensource.wolfsonmicro.com>
  7. *
  8. * This program is free software; you can redistribute it and/or modify
  9. * it under the terms of the GNU General Public License version 2 as
  10. * published by the Free Software Foundation.
  11. */
  12. #include <linux/delay.h>
  13. #include <linux/err.h>
  14. #include <linux/gpio.h>
  15. #include <linux/interrupt.h>
  16. #include <linux/mfd/core.h>
  17. #include <linux/module.h>
  18. #include <linux/of.h>
  19. #include <linux/of_device.h>
  20. #include <linux/of_gpio.h>
  21. #include <linux/pm_runtime.h>
  22. #include <linux/regmap.h>
  23. #include <linux/regulator/consumer.h>
  24. #include <linux/regulator/machine.h>
  25. #include <linux/slab.h>
  26. #include <linux/mfd/arizona/core.h>
  27. #include <linux/mfd/arizona/registers.h>
  28. #include "arizona.h"
  29. static const char *wm5102_core_supplies[] = {
  30. "AVDD",
  31. "DBVDD1",
  32. };
  33. int arizona_clk32k_enable(struct arizona *arizona)
  34. {
  35. int ret = 0;
  36. mutex_lock(&arizona->clk_lock);
  37. arizona->clk32k_ref++;
  38. if (arizona->clk32k_ref == 1) {
  39. switch (arizona->pdata.clk32k_src) {
  40. case ARIZONA_32KZ_MCLK1:
  41. ret = pm_runtime_get_sync(arizona->dev);
  42. if (ret != 0)
  43. goto out;
  44. break;
  45. }
  46. ret = regmap_update_bits(arizona->regmap, ARIZONA_CLOCK_32K_1,
  47. ARIZONA_CLK_32K_ENA,
  48. ARIZONA_CLK_32K_ENA);
  49. }
  50. out:
  51. if (ret != 0)
  52. arizona->clk32k_ref--;
  53. mutex_unlock(&arizona->clk_lock);
  54. return ret;
  55. }
  56. EXPORT_SYMBOL_GPL(arizona_clk32k_enable);
  57. int arizona_clk32k_disable(struct arizona *arizona)
  58. {
  59. int ret = 0;
  60. mutex_lock(&arizona->clk_lock);
  61. BUG_ON(arizona->clk32k_ref <= 0);
  62. arizona->clk32k_ref--;
  63. if (arizona->clk32k_ref == 0) {
  64. regmap_update_bits(arizona->regmap, ARIZONA_CLOCK_32K_1,
  65. ARIZONA_CLK_32K_ENA, 0);
  66. switch (arizona->pdata.clk32k_src) {
  67. case ARIZONA_32KZ_MCLK1:
  68. pm_runtime_put_sync(arizona->dev);
  69. break;
  70. }
  71. }
  72. mutex_unlock(&arizona->clk_lock);
  73. return ret;
  74. }
  75. EXPORT_SYMBOL_GPL(arizona_clk32k_disable);
  76. static irqreturn_t arizona_clkgen_err(int irq, void *data)
  77. {
  78. struct arizona *arizona = data;
  79. dev_err(arizona->dev, "CLKGEN error\n");
  80. return IRQ_HANDLED;
  81. }
  82. static irqreturn_t arizona_underclocked(int irq, void *data)
  83. {
  84. struct arizona *arizona = data;
  85. unsigned int val;
  86. int ret;
  87. ret = regmap_read(arizona->regmap, ARIZONA_INTERRUPT_RAW_STATUS_8,
  88. &val);
  89. if (ret != 0) {
  90. dev_err(arizona->dev, "Failed to read underclock status: %d\n",
  91. ret);
  92. return IRQ_NONE;
  93. }
  94. if (val & ARIZONA_AIF3_UNDERCLOCKED_STS)
  95. dev_err(arizona->dev, "AIF3 underclocked\n");
  96. if (val & ARIZONA_AIF2_UNDERCLOCKED_STS)
  97. dev_err(arizona->dev, "AIF2 underclocked\n");
  98. if (val & ARIZONA_AIF1_UNDERCLOCKED_STS)
  99. dev_err(arizona->dev, "AIF1 underclocked\n");
  100. if (val & ARIZONA_ISRC2_UNDERCLOCKED_STS)
  101. dev_err(arizona->dev, "ISRC2 underclocked\n");
  102. if (val & ARIZONA_ISRC1_UNDERCLOCKED_STS)
  103. dev_err(arizona->dev, "ISRC1 underclocked\n");
  104. if (val & ARIZONA_FX_UNDERCLOCKED_STS)
  105. dev_err(arizona->dev, "FX underclocked\n");
  106. if (val & ARIZONA_ASRC_UNDERCLOCKED_STS)
  107. dev_err(arizona->dev, "ASRC underclocked\n");
  108. if (val & ARIZONA_DAC_UNDERCLOCKED_STS)
  109. dev_err(arizona->dev, "DAC underclocked\n");
  110. if (val & ARIZONA_ADC_UNDERCLOCKED_STS)
  111. dev_err(arizona->dev, "ADC underclocked\n");
  112. if (val & ARIZONA_MIXER_UNDERCLOCKED_STS)
  113. dev_err(arizona->dev, "Mixer dropped sample\n");
  114. return IRQ_HANDLED;
  115. }
  116. static irqreturn_t arizona_overclocked(int irq, void *data)
  117. {
  118. struct arizona *arizona = data;
  119. unsigned int val[2];
  120. int ret;
  121. ret = regmap_bulk_read(arizona->regmap, ARIZONA_INTERRUPT_RAW_STATUS_6,
  122. &val[0], 2);
  123. if (ret != 0) {
  124. dev_err(arizona->dev, "Failed to read overclock status: %d\n",
  125. ret);
  126. return IRQ_NONE;
  127. }
  128. if (val[0] & ARIZONA_PWM_OVERCLOCKED_STS)
  129. dev_err(arizona->dev, "PWM overclocked\n");
  130. if (val[0] & ARIZONA_FX_CORE_OVERCLOCKED_STS)
  131. dev_err(arizona->dev, "FX core overclocked\n");
  132. if (val[0] & ARIZONA_DAC_SYS_OVERCLOCKED_STS)
  133. dev_err(arizona->dev, "DAC SYS overclocked\n");
  134. if (val[0] & ARIZONA_DAC_WARP_OVERCLOCKED_STS)
  135. dev_err(arizona->dev, "DAC WARP overclocked\n");
  136. if (val[0] & ARIZONA_ADC_OVERCLOCKED_STS)
  137. dev_err(arizona->dev, "ADC overclocked\n");
  138. if (val[0] & ARIZONA_MIXER_OVERCLOCKED_STS)
  139. dev_err(arizona->dev, "Mixer overclocked\n");
  140. if (val[0] & ARIZONA_AIF3_SYNC_OVERCLOCKED_STS)
  141. dev_err(arizona->dev, "AIF3 overclocked\n");
  142. if (val[0] & ARIZONA_AIF2_SYNC_OVERCLOCKED_STS)
  143. dev_err(arizona->dev, "AIF2 overclocked\n");
  144. if (val[0] & ARIZONA_AIF1_SYNC_OVERCLOCKED_STS)
  145. dev_err(arizona->dev, "AIF1 overclocked\n");
  146. if (val[0] & ARIZONA_PAD_CTRL_OVERCLOCKED_STS)
  147. dev_err(arizona->dev, "Pad control overclocked\n");
  148. if (val[1] & ARIZONA_SLIMBUS_SUBSYS_OVERCLOCKED_STS)
  149. dev_err(arizona->dev, "Slimbus subsystem overclocked\n");
  150. if (val[1] & ARIZONA_SLIMBUS_ASYNC_OVERCLOCKED_STS)
  151. dev_err(arizona->dev, "Slimbus async overclocked\n");
  152. if (val[1] & ARIZONA_SLIMBUS_SYNC_OVERCLOCKED_STS)
  153. dev_err(arizona->dev, "Slimbus sync overclocked\n");
  154. if (val[1] & ARIZONA_ASRC_ASYNC_SYS_OVERCLOCKED_STS)
  155. dev_err(arizona->dev, "ASRC async system overclocked\n");
  156. if (val[1] & ARIZONA_ASRC_ASYNC_WARP_OVERCLOCKED_STS)
  157. dev_err(arizona->dev, "ASRC async WARP overclocked\n");
  158. if (val[1] & ARIZONA_ASRC_SYNC_SYS_OVERCLOCKED_STS)
  159. dev_err(arizona->dev, "ASRC sync system overclocked\n");
  160. if (val[1] & ARIZONA_ASRC_SYNC_WARP_OVERCLOCKED_STS)
  161. dev_err(arizona->dev, "ASRC sync WARP overclocked\n");
  162. if (val[1] & ARIZONA_ADSP2_1_OVERCLOCKED_STS)
  163. dev_err(arizona->dev, "DSP1 overclocked\n");
  164. if (val[1] & ARIZONA_ISRC2_OVERCLOCKED_STS)
  165. dev_err(arizona->dev, "ISRC2 overclocked\n");
  166. if (val[1] & ARIZONA_ISRC1_OVERCLOCKED_STS)
  167. dev_err(arizona->dev, "ISRC1 overclocked\n");
  168. return IRQ_HANDLED;
  169. }
  170. static int arizona_poll_reg(struct arizona *arizona,
  171. int timeout, unsigned int reg,
  172. unsigned int mask, unsigned int target)
  173. {
  174. unsigned int val = 0;
  175. int ret, i;
  176. for (i = 0; i < timeout; i++) {
  177. ret = regmap_read(arizona->regmap, reg, &val);
  178. if (ret != 0) {
  179. dev_err(arizona->dev, "Failed to read reg %u: %d\n",
  180. reg, ret);
  181. continue;
  182. }
  183. if ((val & mask) == target)
  184. return 0;
  185. msleep(1);
  186. }
  187. dev_err(arizona->dev, "Polling reg %u timed out: %x\n", reg, val);
  188. return -ETIMEDOUT;
  189. }
  190. static int arizona_wait_for_boot(struct arizona *arizona)
  191. {
  192. int ret;
  193. /*
  194. * We can't use an interrupt as we need to runtime resume to do so,
  195. * we won't race with the interrupt handler as it'll be blocked on
  196. * runtime resume.
  197. */
  198. ret = arizona_poll_reg(arizona, 5, ARIZONA_INTERRUPT_RAW_STATUS_5,
  199. ARIZONA_BOOT_DONE_STS, ARIZONA_BOOT_DONE_STS);
  200. if (!ret)
  201. regmap_write(arizona->regmap, ARIZONA_INTERRUPT_STATUS_5,
  202. ARIZONA_BOOT_DONE_STS);
  203. pm_runtime_mark_last_busy(arizona->dev);
  204. return ret;
  205. }
  206. static int arizona_apply_hardware_patch(struct arizona* arizona)
  207. {
  208. unsigned int fll, sysclk;
  209. int ret, err;
  210. regcache_cache_bypass(arizona->regmap, true);
  211. /* Cache existing FLL and SYSCLK settings */
  212. ret = regmap_read(arizona->regmap, ARIZONA_FLL1_CONTROL_1, &fll);
  213. if (ret != 0) {
  214. dev_err(arizona->dev, "Failed to cache FLL settings: %d\n",
  215. ret);
  216. return ret;
  217. }
  218. ret = regmap_read(arizona->regmap, ARIZONA_SYSTEM_CLOCK_1, &sysclk);
  219. if (ret != 0) {
  220. dev_err(arizona->dev, "Failed to cache SYSCLK settings: %d\n",
  221. ret);
  222. return ret;
  223. }
  224. /* Start up SYSCLK using the FLL in free running mode */
  225. ret = regmap_write(arizona->regmap, ARIZONA_FLL1_CONTROL_1,
  226. ARIZONA_FLL1_ENA | ARIZONA_FLL1_FREERUN);
  227. if (ret != 0) {
  228. dev_err(arizona->dev,
  229. "Failed to start FLL in freerunning mode: %d\n",
  230. ret);
  231. return ret;
  232. }
  233. ret = arizona_poll_reg(arizona, 25, ARIZONA_INTERRUPT_RAW_STATUS_5,
  234. ARIZONA_FLL1_CLOCK_OK_STS,
  235. ARIZONA_FLL1_CLOCK_OK_STS);
  236. if (ret != 0) {
  237. ret = -ETIMEDOUT;
  238. goto err_fll;
  239. }
  240. ret = regmap_write(arizona->regmap, ARIZONA_SYSTEM_CLOCK_1, 0x0144);
  241. if (ret != 0) {
  242. dev_err(arizona->dev, "Failed to start SYSCLK: %d\n", ret);
  243. goto err_fll;
  244. }
  245. /* Start the write sequencer and wait for it to finish */
  246. ret = regmap_write(arizona->regmap, ARIZONA_WRITE_SEQUENCER_CTRL_0,
  247. ARIZONA_WSEQ_ENA | ARIZONA_WSEQ_START | 160);
  248. if (ret != 0) {
  249. dev_err(arizona->dev, "Failed to start write sequencer: %d\n",
  250. ret);
  251. goto err_sysclk;
  252. }
  253. ret = arizona_poll_reg(arizona, 5, ARIZONA_WRITE_SEQUENCER_CTRL_1,
  254. ARIZONA_WSEQ_BUSY, 0);
  255. if (ret != 0) {
  256. regmap_write(arizona->regmap, ARIZONA_WRITE_SEQUENCER_CTRL_0,
  257. ARIZONA_WSEQ_ABORT);
  258. ret = -ETIMEDOUT;
  259. }
  260. err_sysclk:
  261. err = regmap_write(arizona->regmap, ARIZONA_SYSTEM_CLOCK_1, sysclk);
  262. if (err != 0) {
  263. dev_err(arizona->dev,
  264. "Failed to re-apply old SYSCLK settings: %d\n",
  265. err);
  266. }
  267. err_fll:
  268. err = regmap_write(arizona->regmap, ARIZONA_FLL1_CONTROL_1, fll);
  269. if (err != 0) {
  270. dev_err(arizona->dev,
  271. "Failed to re-apply old FLL settings: %d\n",
  272. err);
  273. }
  274. regcache_cache_bypass(arizona->regmap, false);
  275. if (ret != 0)
  276. return ret;
  277. else
  278. return err;
  279. }
  280. #ifdef CONFIG_PM_RUNTIME
  281. static int arizona_runtime_resume(struct device *dev)
  282. {
  283. struct arizona *arizona = dev_get_drvdata(dev);
  284. int ret;
  285. dev_dbg(arizona->dev, "Leaving AoD mode\n");
  286. ret = regulator_enable(arizona->dcvdd);
  287. if (ret != 0) {
  288. dev_err(arizona->dev, "Failed to enable DCVDD: %d\n", ret);
  289. return ret;
  290. }
  291. regcache_cache_only(arizona->regmap, false);
  292. switch (arizona->type) {
  293. case WM5102:
  294. if (arizona->external_dcvdd) {
  295. ret = regmap_update_bits(arizona->regmap,
  296. ARIZONA_ISOLATION_CONTROL,
  297. ARIZONA_ISOLATE_DCVDD1, 0);
  298. if (ret != 0) {
  299. dev_err(arizona->dev,
  300. "Failed to connect DCVDD: %d\n", ret);
  301. goto err;
  302. }
  303. }
  304. ret = wm5102_patch(arizona);
  305. if (ret != 0) {
  306. dev_err(arizona->dev, "Failed to apply patch: %d\n",
  307. ret);
  308. goto err;
  309. }
  310. ret = arizona_apply_hardware_patch(arizona);
  311. if (ret != 0) {
  312. dev_err(arizona->dev,
  313. "Failed to apply hardware patch: %d\n",
  314. ret);
  315. goto err;
  316. }
  317. break;
  318. default:
  319. ret = arizona_wait_for_boot(arizona);
  320. if (ret != 0) {
  321. goto err;
  322. }
  323. if (arizona->external_dcvdd) {
  324. ret = regmap_update_bits(arizona->regmap,
  325. ARIZONA_ISOLATION_CONTROL,
  326. ARIZONA_ISOLATE_DCVDD1, 0);
  327. if (ret != 0) {
  328. dev_err(arizona->dev,
  329. "Failed to connect DCVDD: %d\n", ret);
  330. goto err;
  331. }
  332. }
  333. break;
  334. }
  335. switch (arizona->type) {
  336. case WM5102:
  337. ret = wm5102_patch(arizona);
  338. if (ret != 0) {
  339. dev_err(arizona->dev, "Failed to apply patch: %d\n",
  340. ret);
  341. goto err;
  342. }
  343. default:
  344. break;
  345. }
  346. ret = regcache_sync(arizona->regmap);
  347. if (ret != 0) {
  348. dev_err(arizona->dev, "Failed to restore register cache\n");
  349. goto err;
  350. }
  351. return 0;
  352. err:
  353. regcache_cache_only(arizona->regmap, true);
  354. regulator_disable(arizona->dcvdd);
  355. return ret;
  356. }
  357. static int arizona_runtime_suspend(struct device *dev)
  358. {
  359. struct arizona *arizona = dev_get_drvdata(dev);
  360. int ret;
  361. dev_dbg(arizona->dev, "Entering AoD mode\n");
  362. if (arizona->external_dcvdd) {
  363. ret = regmap_update_bits(arizona->regmap,
  364. ARIZONA_ISOLATION_CONTROL,
  365. ARIZONA_ISOLATE_DCVDD1,
  366. ARIZONA_ISOLATE_DCVDD1);
  367. if (ret != 0) {
  368. dev_err(arizona->dev, "Failed to isolate DCVDD: %d\n",
  369. ret);
  370. return ret;
  371. }
  372. }
  373. regulator_disable(arizona->dcvdd);
  374. regcache_cache_only(arizona->regmap, true);
  375. regcache_mark_dirty(arizona->regmap);
  376. return 0;
  377. }
  378. #endif
  379. #ifdef CONFIG_PM_SLEEP
  380. static int arizona_suspend(struct device *dev)
  381. {
  382. struct arizona *arizona = dev_get_drvdata(dev);
  383. dev_dbg(arizona->dev, "Suspend, disabling IRQ\n");
  384. disable_irq(arizona->irq);
  385. return 0;
  386. }
  387. static int arizona_suspend_late(struct device *dev)
  388. {
  389. struct arizona *arizona = dev_get_drvdata(dev);
  390. dev_dbg(arizona->dev, "Late suspend, reenabling IRQ\n");
  391. enable_irq(arizona->irq);
  392. return 0;
  393. }
  394. static int arizona_resume_noirq(struct device *dev)
  395. {
  396. struct arizona *arizona = dev_get_drvdata(dev);
  397. dev_dbg(arizona->dev, "Early resume, disabling IRQ\n");
  398. disable_irq(arizona->irq);
  399. return 0;
  400. }
  401. static int arizona_resume(struct device *dev)
  402. {
  403. struct arizona *arizona = dev_get_drvdata(dev);
  404. dev_dbg(arizona->dev, "Late resume, reenabling IRQ\n");
  405. enable_irq(arizona->irq);
  406. return 0;
  407. }
  408. #endif
  409. const struct dev_pm_ops arizona_pm_ops = {
  410. SET_RUNTIME_PM_OPS(arizona_runtime_suspend,
  411. arizona_runtime_resume,
  412. NULL)
  413. SET_SYSTEM_SLEEP_PM_OPS(arizona_suspend, arizona_resume)
  414. #ifdef CONFIG_PM_SLEEP
  415. .suspend_late = arizona_suspend_late,
  416. .resume_noirq = arizona_resume_noirq,
  417. #endif
  418. };
  419. EXPORT_SYMBOL_GPL(arizona_pm_ops);
  420. #ifdef CONFIG_OF
  421. int arizona_of_get_type(struct device *dev)
  422. {
  423. const struct of_device_id *id = of_match_device(arizona_of_match, dev);
  424. if (id)
  425. return (int)id->data;
  426. else
  427. return 0;
  428. }
  429. EXPORT_SYMBOL_GPL(arizona_of_get_type);
  430. static int arizona_of_get_core_pdata(struct arizona *arizona)
  431. {
  432. int ret, i;
  433. arizona->pdata.reset = of_get_named_gpio(arizona->dev->of_node,
  434. "wlf,reset", 0);
  435. if (arizona->pdata.reset < 0)
  436. arizona->pdata.reset = 0;
  437. arizona->pdata.ldoena = of_get_named_gpio(arizona->dev->of_node,
  438. "wlf,ldoena", 0);
  439. if (arizona->pdata.ldoena < 0)
  440. arizona->pdata.ldoena = 0;
  441. ret = of_property_read_u32_array(arizona->dev->of_node,
  442. "wlf,gpio-defaults",
  443. arizona->pdata.gpio_defaults,
  444. ARRAY_SIZE(arizona->pdata.gpio_defaults));
  445. if (ret >= 0) {
  446. /*
  447. * All values are literal except out of range values
  448. * which are chip default, translate into platform
  449. * data which uses 0 as chip default and out of range
  450. * as zero.
  451. */
  452. for (i = 0; i < ARRAY_SIZE(arizona->pdata.gpio_defaults); i++) {
  453. if (arizona->pdata.gpio_defaults[i] > 0xffff)
  454. arizona->pdata.gpio_defaults[i] = 0;
  455. if (arizona->pdata.gpio_defaults[i] == 0)
  456. arizona->pdata.gpio_defaults[i] = 0x10000;
  457. }
  458. } else {
  459. dev_err(arizona->dev, "Failed to parse GPIO defaults: %d\n",
  460. ret);
  461. }
  462. return 0;
  463. }
  464. const struct of_device_id arizona_of_match[] = {
  465. { .compatible = "wlf,wm5102", .data = (void *)WM5102 },
  466. { .compatible = "wlf,wm5110", .data = (void *)WM5110 },
  467. {},
  468. };
  469. EXPORT_SYMBOL_GPL(arizona_of_match);
  470. #else
  471. static inline int arizona_of_get_core_pdata(struct arizona *arizona)
  472. {
  473. return 0;
  474. }
  475. #endif
  476. static struct mfd_cell early_devs[] = {
  477. { .name = "arizona-ldo1" },
  478. };
  479. static struct mfd_cell wm5102_devs[] = {
  480. { .name = "arizona-micsupp" },
  481. { .name = "arizona-extcon" },
  482. { .name = "arizona-gpio" },
  483. { .name = "arizona-haptics" },
  484. { .name = "arizona-pwm" },
  485. { .name = "wm5102-codec" },
  486. };
  487. static struct mfd_cell wm5110_devs[] = {
  488. { .name = "arizona-micsupp" },
  489. { .name = "arizona-extcon" },
  490. { .name = "arizona-gpio" },
  491. { .name = "arizona-haptics" },
  492. { .name = "arizona-pwm" },
  493. { .name = "wm5110-codec" },
  494. };
  495. int arizona_dev_init(struct arizona *arizona)
  496. {
  497. struct device *dev = arizona->dev;
  498. const char *type_name;
  499. unsigned int reg, val;
  500. int (*apply_patch)(struct arizona *) = NULL;
  501. int ret, i;
  502. dev_set_drvdata(arizona->dev, arizona);
  503. mutex_init(&arizona->clk_lock);
  504. arizona_of_get_core_pdata(arizona);
  505. if (dev_get_platdata(arizona->dev))
  506. memcpy(&arizona->pdata, dev_get_platdata(arizona->dev),
  507. sizeof(arizona->pdata));
  508. regcache_cache_only(arizona->regmap, true);
  509. switch (arizona->type) {
  510. case WM5102:
  511. case WM5110:
  512. for (i = 0; i < ARRAY_SIZE(wm5102_core_supplies); i++)
  513. arizona->core_supplies[i].supply
  514. = wm5102_core_supplies[i];
  515. arizona->num_core_supplies = ARRAY_SIZE(wm5102_core_supplies);
  516. break;
  517. default:
  518. dev_err(arizona->dev, "Unknown device type %d\n",
  519. arizona->type);
  520. return -EINVAL;
  521. }
  522. ret = mfd_add_devices(arizona->dev, -1, early_devs,
  523. ARRAY_SIZE(early_devs), NULL, 0, NULL);
  524. if (ret != 0) {
  525. dev_err(dev, "Failed to add early children: %d\n", ret);
  526. return ret;
  527. }
  528. ret = devm_regulator_bulk_get(dev, arizona->num_core_supplies,
  529. arizona->core_supplies);
  530. if (ret != 0) {
  531. dev_err(dev, "Failed to request core supplies: %d\n",
  532. ret);
  533. goto err_early;
  534. }
  535. arizona->dcvdd = devm_regulator_get(arizona->dev, "DCVDD");
  536. if (IS_ERR(arizona->dcvdd)) {
  537. ret = PTR_ERR(arizona->dcvdd);
  538. dev_err(dev, "Failed to request DCVDD: %d\n", ret);
  539. goto err_early;
  540. }
  541. if (arizona->pdata.reset) {
  542. /* Start out with /RESET low to put the chip into reset */
  543. ret = gpio_request_one(arizona->pdata.reset,
  544. GPIOF_DIR_OUT | GPIOF_INIT_LOW,
  545. "arizona /RESET");
  546. if (ret != 0) {
  547. dev_err(dev, "Failed to request /RESET: %d\n", ret);
  548. goto err_early;
  549. }
  550. }
  551. ret = regulator_bulk_enable(arizona->num_core_supplies,
  552. arizona->core_supplies);
  553. if (ret != 0) {
  554. dev_err(dev, "Failed to enable core supplies: %d\n",
  555. ret);
  556. goto err_early;
  557. }
  558. ret = regulator_enable(arizona->dcvdd);
  559. if (ret != 0) {
  560. dev_err(dev, "Failed to enable DCVDD: %d\n", ret);
  561. goto err_enable;
  562. }
  563. if (arizona->pdata.reset) {
  564. gpio_set_value_cansleep(arizona->pdata.reset, 1);
  565. msleep(1);
  566. }
  567. regcache_cache_only(arizona->regmap, false);
  568. /* Verify that this is a chip we know about */
  569. ret = regmap_read(arizona->regmap, ARIZONA_SOFTWARE_RESET, &reg);
  570. if (ret != 0) {
  571. dev_err(dev, "Failed to read ID register: %d\n", ret);
  572. goto err_reset;
  573. }
  574. switch (reg) {
  575. case 0x5102:
  576. case 0x5110:
  577. break;
  578. default:
  579. dev_err(arizona->dev, "Unknown device ID: %x\n", reg);
  580. goto err_reset;
  581. }
  582. /* If we have a /RESET GPIO we'll already be reset */
  583. if (!arizona->pdata.reset) {
  584. regcache_mark_dirty(arizona->regmap);
  585. ret = regmap_write(arizona->regmap, ARIZONA_SOFTWARE_RESET, 0);
  586. if (ret != 0) {
  587. dev_err(dev, "Failed to reset device: %d\n", ret);
  588. goto err_reset;
  589. }
  590. msleep(1);
  591. ret = regcache_sync(arizona->regmap);
  592. if (ret != 0) {
  593. dev_err(dev, "Failed to sync device: %d\n", ret);
  594. goto err_reset;
  595. }
  596. }
  597. /* Ensure device startup is complete */
  598. switch (arizona->type) {
  599. case WM5102:
  600. ret = regmap_read(arizona->regmap, 0x19, &val);
  601. if (ret != 0)
  602. dev_err(dev,
  603. "Failed to check write sequencer state: %d\n",
  604. ret);
  605. else if (val & 0x01)
  606. break;
  607. /* Fall through */
  608. default:
  609. ret = arizona_wait_for_boot(arizona);
  610. if (ret != 0) {
  611. dev_err(arizona->dev,
  612. "Device failed initial boot: %d\n", ret);
  613. goto err_reset;
  614. }
  615. break;
  616. }
  617. /* Read the device ID information & do device specific stuff */
  618. ret = regmap_read(arizona->regmap, ARIZONA_SOFTWARE_RESET, &reg);
  619. if (ret != 0) {
  620. dev_err(dev, "Failed to read ID register: %d\n", ret);
  621. goto err_reset;
  622. }
  623. ret = regmap_read(arizona->regmap, ARIZONA_DEVICE_REVISION,
  624. &arizona->rev);
  625. if (ret != 0) {
  626. dev_err(dev, "Failed to read revision register: %d\n", ret);
  627. goto err_reset;
  628. }
  629. arizona->rev &= ARIZONA_DEVICE_REVISION_MASK;
  630. switch (reg) {
  631. #ifdef CONFIG_MFD_WM5102
  632. case 0x5102:
  633. type_name = "WM5102";
  634. if (arizona->type != WM5102) {
  635. dev_err(arizona->dev, "WM5102 registered as %d\n",
  636. arizona->type);
  637. arizona->type = WM5102;
  638. }
  639. apply_patch = wm5102_patch;
  640. arizona->rev &= 0x7;
  641. break;
  642. #endif
  643. #ifdef CONFIG_MFD_WM5110
  644. case 0x5110:
  645. type_name = "WM5110";
  646. if (arizona->type != WM5110) {
  647. dev_err(arizona->dev, "WM5110 registered as %d\n",
  648. arizona->type);
  649. arizona->type = WM5110;
  650. }
  651. apply_patch = wm5110_patch;
  652. break;
  653. #endif
  654. default:
  655. dev_err(arizona->dev, "Unknown device ID %x\n", reg);
  656. goto err_reset;
  657. }
  658. dev_info(dev, "%s revision %c\n", type_name, arizona->rev + 'A');
  659. if (apply_patch) {
  660. ret = apply_patch(arizona);
  661. if (ret != 0) {
  662. dev_err(arizona->dev, "Failed to apply patch: %d\n",
  663. ret);
  664. goto err_reset;
  665. }
  666. switch (arizona->type) {
  667. case WM5102:
  668. ret = arizona_apply_hardware_patch(arizona);
  669. if (ret != 0) {
  670. dev_err(arizona->dev,
  671. "Failed to apply hardware patch: %d\n",
  672. ret);
  673. goto err_reset;
  674. }
  675. break;
  676. default:
  677. break;
  678. }
  679. }
  680. for (i = 0; i < ARRAY_SIZE(arizona->pdata.gpio_defaults); i++) {
  681. if (!arizona->pdata.gpio_defaults[i])
  682. continue;
  683. regmap_write(arizona->regmap, ARIZONA_GPIO1_CTRL + i,
  684. arizona->pdata.gpio_defaults[i]);
  685. }
  686. /*
  687. * LDO1 can only be used to supply DCVDD so if it has no
  688. * consumers then DCVDD is supplied externally.
  689. */
  690. if (arizona->pdata.ldo1 &&
  691. arizona->pdata.ldo1->num_consumer_supplies == 0)
  692. arizona->external_dcvdd = true;
  693. pm_runtime_set_autosuspend_delay(arizona->dev, 100);
  694. pm_runtime_use_autosuspend(arizona->dev);
  695. pm_runtime_enable(arizona->dev);
  696. /* Chip default */
  697. if (!arizona->pdata.clk32k_src)
  698. arizona->pdata.clk32k_src = ARIZONA_32KZ_MCLK2;
  699. switch (arizona->pdata.clk32k_src) {
  700. case ARIZONA_32KZ_MCLK1:
  701. case ARIZONA_32KZ_MCLK2:
  702. regmap_update_bits(arizona->regmap, ARIZONA_CLOCK_32K_1,
  703. ARIZONA_CLK_32K_SRC_MASK,
  704. arizona->pdata.clk32k_src - 1);
  705. arizona_clk32k_enable(arizona);
  706. break;
  707. case ARIZONA_32KZ_NONE:
  708. regmap_update_bits(arizona->regmap, ARIZONA_CLOCK_32K_1,
  709. ARIZONA_CLK_32K_SRC_MASK, 2);
  710. break;
  711. default:
  712. dev_err(arizona->dev, "Invalid 32kHz clock source: %d\n",
  713. arizona->pdata.clk32k_src);
  714. ret = -EINVAL;
  715. goto err_reset;
  716. }
  717. for (i = 0; i < ARIZONA_MAX_MICBIAS; i++) {
  718. if (!arizona->pdata.micbias[i].mV &&
  719. !arizona->pdata.micbias[i].bypass)
  720. continue;
  721. /* Apply default for bypass mode */
  722. if (!arizona->pdata.micbias[i].mV)
  723. arizona->pdata.micbias[i].mV = 2800;
  724. val = (arizona->pdata.micbias[i].mV - 1500) / 100;
  725. val <<= ARIZONA_MICB1_LVL_SHIFT;
  726. if (arizona->pdata.micbias[i].ext_cap)
  727. val |= ARIZONA_MICB1_EXT_CAP;
  728. if (arizona->pdata.micbias[i].discharge)
  729. val |= ARIZONA_MICB1_DISCH;
  730. if (arizona->pdata.micbias[i].soft_start)
  731. val |= ARIZONA_MICB1_RATE;
  732. if (arizona->pdata.micbias[i].bypass)
  733. val |= ARIZONA_MICB1_BYPASS;
  734. regmap_update_bits(arizona->regmap,
  735. ARIZONA_MIC_BIAS_CTRL_1 + i,
  736. ARIZONA_MICB1_LVL_MASK |
  737. ARIZONA_MICB1_DISCH |
  738. ARIZONA_MICB1_BYPASS |
  739. ARIZONA_MICB1_RATE, val);
  740. }
  741. for (i = 0; i < ARIZONA_MAX_INPUT; i++) {
  742. /* Default for both is 0 so noop with defaults */
  743. val = arizona->pdata.dmic_ref[i]
  744. << ARIZONA_IN1_DMIC_SUP_SHIFT;
  745. val |= arizona->pdata.inmode[i] << ARIZONA_IN1_MODE_SHIFT;
  746. regmap_update_bits(arizona->regmap,
  747. ARIZONA_IN1L_CONTROL + (i * 8),
  748. ARIZONA_IN1_DMIC_SUP_MASK |
  749. ARIZONA_IN1_MODE_MASK, val);
  750. }
  751. for (i = 0; i < ARIZONA_MAX_OUTPUT; i++) {
  752. /* Default is 0 so noop with defaults */
  753. if (arizona->pdata.out_mono[i])
  754. val = ARIZONA_OUT1_MONO;
  755. else
  756. val = 0;
  757. regmap_update_bits(arizona->regmap,
  758. ARIZONA_OUTPUT_PATH_CONFIG_1L + (i * 8),
  759. ARIZONA_OUT1_MONO, val);
  760. }
  761. for (i = 0; i < ARIZONA_MAX_PDM_SPK; i++) {
  762. if (arizona->pdata.spk_mute[i])
  763. regmap_update_bits(arizona->regmap,
  764. ARIZONA_PDM_SPK1_CTRL_1 + (i * 2),
  765. ARIZONA_SPK1_MUTE_ENDIAN_MASK |
  766. ARIZONA_SPK1_MUTE_SEQ1_MASK,
  767. arizona->pdata.spk_mute[i]);
  768. if (arizona->pdata.spk_fmt[i])
  769. regmap_update_bits(arizona->regmap,
  770. ARIZONA_PDM_SPK1_CTRL_2 + (i * 2),
  771. ARIZONA_SPK1_FMT_MASK,
  772. arizona->pdata.spk_fmt[i]);
  773. }
  774. /* Set up for interrupts */
  775. ret = arizona_irq_init(arizona);
  776. if (ret != 0)
  777. goto err_reset;
  778. arizona_request_irq(arizona, ARIZONA_IRQ_CLKGEN_ERR, "CLKGEN error",
  779. arizona_clkgen_err, arizona);
  780. arizona_request_irq(arizona, ARIZONA_IRQ_OVERCLOCKED, "Overclocked",
  781. arizona_overclocked, arizona);
  782. arizona_request_irq(arizona, ARIZONA_IRQ_UNDERCLOCKED, "Underclocked",
  783. arizona_underclocked, arizona);
  784. switch (arizona->type) {
  785. case WM5102:
  786. ret = mfd_add_devices(arizona->dev, -1, wm5102_devs,
  787. ARRAY_SIZE(wm5102_devs), NULL, 0, NULL);
  788. break;
  789. case WM5110:
  790. ret = mfd_add_devices(arizona->dev, -1, wm5110_devs,
  791. ARRAY_SIZE(wm5110_devs), NULL, 0, NULL);
  792. break;
  793. }
  794. if (ret != 0) {
  795. dev_err(arizona->dev, "Failed to add subdevices: %d\n", ret);
  796. goto err_irq;
  797. }
  798. #ifdef CONFIG_PM_RUNTIME
  799. regulator_disable(arizona->dcvdd);
  800. #endif
  801. return 0;
  802. err_irq:
  803. arizona_irq_exit(arizona);
  804. err_reset:
  805. if (arizona->pdata.reset) {
  806. gpio_set_value_cansleep(arizona->pdata.reset, 0);
  807. gpio_free(arizona->pdata.reset);
  808. }
  809. regulator_disable(arizona->dcvdd);
  810. err_enable:
  811. regulator_bulk_disable(arizona->num_core_supplies,
  812. arizona->core_supplies);
  813. err_early:
  814. mfd_remove_devices(dev);
  815. return ret;
  816. }
  817. EXPORT_SYMBOL_GPL(arizona_dev_init);
  818. int arizona_dev_exit(struct arizona *arizona)
  819. {
  820. mfd_remove_devices(arizona->dev);
  821. arizona_free_irq(arizona, ARIZONA_IRQ_UNDERCLOCKED, arizona);
  822. arizona_free_irq(arizona, ARIZONA_IRQ_OVERCLOCKED, arizona);
  823. arizona_free_irq(arizona, ARIZONA_IRQ_CLKGEN_ERR, arizona);
  824. pm_runtime_disable(arizona->dev);
  825. arizona_irq_exit(arizona);
  826. if (arizona->pdata.reset)
  827. gpio_set_value_cansleep(arizona->pdata.reset, 0);
  828. regulator_disable(arizona->dcvdd);
  829. regulator_bulk_disable(ARRAY_SIZE(arizona->core_supplies),
  830. arizona->core_supplies);
  831. return 0;
  832. }
  833. EXPORT_SYMBOL_GPL(arizona_dev_exit);