ide.h 47 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812813814815816817818819820821822823824825826827828829830831832833834835836837838839840841842843844845846847848849850851852853854855856857858859860861862863864865866867868869870871872873874875876877878879880881882883884885886887888889890891892893894895896897898899900901902903904905906907908909910911912913914915916917918919920921922923924925926927928929930931932933934935936937938939940941942943944945946947948949950951952953954955956957958959960961962963964965966967968969970971972973974975976977978979980981982983984985986987988989990991992993994995996997998999100010011002100310041005100610071008100910101011101210131014101510161017101810191020102110221023102410251026102710281029103010311032103310341035103610371038103910401041104210431044104510461047104810491050105110521053105410551056105710581059106010611062106310641065106610671068106910701071107210731074107510761077107810791080108110821083108410851086108710881089109010911092109310941095109610971098109911001101110211031104110511061107110811091110111111121113111411151116111711181119112011211122112311241125112611271128112911301131113211331134113511361137113811391140114111421143114411451146114711481149115011511152115311541155115611571158115911601161116211631164116511661167116811691170117111721173117411751176117711781179118011811182118311841185118611871188118911901191119211931194119511961197119811991200120112021203120412051206120712081209121012111212121312141215121612171218121912201221122212231224122512261227122812291230123112321233123412351236123712381239124012411242124312441245124612471248124912501251125212531254125512561257125812591260126112621263126412651266126712681269127012711272127312741275127612771278127912801281128212831284128512861287128812891290129112921293129412951296129712981299130013011302130313041305130613071308130913101311131213131314131513161317131813191320132113221323132413251326132713281329133013311332133313341335133613371338133913401341134213431344134513461347134813491350135113521353135413551356135713581359136013611362136313641365136613671368136913701371137213731374137513761377137813791380138113821383138413851386138713881389139013911392139313941395139613971398139914001401140214031404140514061407140814091410141114121413141414151416141714181419142014211422142314241425142614271428142914301431143214331434143514361437143814391440144114421443144414451446144714481449145014511452145314541455145614571458145914601461146214631464146514661467146814691470147114721473147414751476147714781479148014811482148314841485148614871488148914901491149214931494149514961497149814991500150115021503150415051506150715081509151015111512151315141515151615171518151915201521152215231524152515261527152815291530153115321533153415351536153715381539154015411542154315441545154615471548154915501551155215531554155515561557155815591560156115621563156415651566156715681569157015711572157315741575157615771578157915801581158215831584158515861587158815891590159115921593159415951596159715981599160016011602160316041605160616071608160916101611161216131614161516161617161816191620162116221623162416251626162716281629163016311632163316341635163616371638
  1. #ifndef _IDE_H
  2. #define _IDE_H
  3. /*
  4. * linux/include/linux/ide.h
  5. *
  6. * Copyright (C) 1994-2002 Linus Torvalds & authors
  7. */
  8. #include <linux/init.h>
  9. #include <linux/ioport.h>
  10. #include <linux/ata.h>
  11. #include <linux/blkdev.h>
  12. #include <linux/proc_fs.h>
  13. #include <linux/interrupt.h>
  14. #include <linux/bitops.h>
  15. #include <linux/bio.h>
  16. #include <linux/device.h>
  17. #include <linux/pci.h>
  18. #include <linux/completion.h>
  19. #include <linux/pm.h>
  20. #ifdef CONFIG_BLK_DEV_IDEACPI
  21. #include <acpi/acpi.h>
  22. #endif
  23. #include <asm/byteorder.h>
  24. #include <asm/system.h>
  25. #include <asm/io.h>
  26. #include <asm/mutex.h>
  27. #if defined(CONFIG_CRIS) || defined(CONFIG_FRV)
  28. # define SUPPORT_VLB_SYNC 0
  29. #else
  30. # define SUPPORT_VLB_SYNC 1
  31. #endif
  32. /*
  33. * Used to indicate "no IRQ", should be a value that cannot be an IRQ
  34. * number.
  35. */
  36. #define IDE_NO_IRQ (-1)
  37. typedef unsigned char byte; /* used everywhere */
  38. /*
  39. * Probably not wise to fiddle with these
  40. */
  41. #define ERROR_MAX 8 /* Max read/write errors per sector */
  42. #define ERROR_RESET 3 /* Reset controller every 4th retry */
  43. #define ERROR_RECAL 1 /* Recalibrate every 2nd retry */
  44. /*
  45. * state flags
  46. */
  47. #define DMA_PIO_RETRY 1 /* retrying in PIO */
  48. #define HWIF(drive) ((ide_hwif_t *)((drive)->hwif))
  49. #define HWGROUP(drive) ((ide_hwgroup_t *)(HWIF(drive)->hwgroup))
  50. /*
  51. * Definitions for accessing IDE controller registers
  52. */
  53. #define IDE_NR_PORTS (10)
  54. struct ide_io_ports {
  55. unsigned long data_addr;
  56. union {
  57. unsigned long error_addr; /* read: error */
  58. unsigned long feature_addr; /* write: feature */
  59. };
  60. unsigned long nsect_addr;
  61. unsigned long lbal_addr;
  62. unsigned long lbam_addr;
  63. unsigned long lbah_addr;
  64. unsigned long device_addr;
  65. union {
  66. unsigned long status_addr; /*  read: status  */
  67. unsigned long command_addr; /* write: command */
  68. };
  69. unsigned long ctl_addr;
  70. unsigned long irq_addr;
  71. };
  72. #define OK_STAT(stat,good,bad) (((stat)&((good)|(bad)))==(good))
  73. #define BAD_R_STAT (ATA_BUSY | ATA_ERR)
  74. #define BAD_W_STAT (BAD_R_STAT | ATA_DF)
  75. #define BAD_STAT (BAD_R_STAT | ATA_DRQ)
  76. #define DRIVE_READY (ATA_DRDY | ATA_DSC)
  77. #define BAD_CRC (ATA_ABORTED | ATA_ICRC)
  78. #define SATA_NR_PORTS (3) /* 16 possible ?? */
  79. #define SATA_STATUS_OFFSET (0)
  80. #define SATA_ERROR_OFFSET (1)
  81. #define SATA_CONTROL_OFFSET (2)
  82. /*
  83. * Our Physical Region Descriptor (PRD) table should be large enough
  84. * to handle the biggest I/O request we are likely to see. Since requests
  85. * can have no more than 256 sectors, and since the typical blocksize is
  86. * two or more sectors, we could get by with a limit of 128 entries here for
  87. * the usual worst case. Most requests seem to include some contiguous blocks,
  88. * further reducing the number of table entries required.
  89. *
  90. * The driver reverts to PIO mode for individual requests that exceed
  91. * this limit (possible with 512 byte blocksizes, eg. MSDOS f/s), so handling
  92. * 100% of all crazy scenarios here is not necessary.
  93. *
  94. * As it turns out though, we must allocate a full 4KB page for this,
  95. * so the two PRD tables (ide0 & ide1) will each get half of that,
  96. * allowing each to have about 256 entries (8 bytes each) from this.
  97. */
  98. #define PRD_BYTES 8
  99. #define PRD_ENTRIES 256
  100. /*
  101. * Some more useful definitions
  102. */
  103. #define PARTN_BITS 6 /* number of minor dev bits for partitions */
  104. #define MAX_DRIVES 2 /* per interface; 2 assumed by lots of code */
  105. #define SECTOR_SIZE 512
  106. #define IDE_LARGE_SEEK(b1,b2,t) (((b1) > (b2) + (t)) || ((b2) > (b1) + (t)))
  107. /*
  108. * Timeouts for various operations:
  109. */
  110. enum {
  111. /* spec allows up to 20ms */
  112. WAIT_DRQ = HZ / 10, /* 100ms */
  113. /* some laptops are very slow */
  114. WAIT_READY = 5 * HZ, /* 5s */
  115. /* should be less than 3ms (?), if all ATAPI CD is closed at boot */
  116. WAIT_PIDENTIFY = 10 * HZ, /* 10s */
  117. /* worst case when spinning up */
  118. WAIT_WORSTCASE = 30 * HZ, /* 30s */
  119. /* maximum wait for an IRQ to happen */
  120. WAIT_CMD = 10 * HZ, /* 10s */
  121. /* Some drives require a longer IRQ timeout. */
  122. WAIT_FLOPPY_CMD = 50 * HZ, /* 50s */
  123. /*
  124. * Some drives (for example, Seagate STT3401A Travan) require a very
  125. * long timeout, because they don't return an interrupt or clear their
  126. * BSY bit until after the command completes (even retension commands).
  127. */
  128. WAIT_TAPE_CMD = 900 * HZ, /* 900s */
  129. /* minimum sleep time */
  130. WAIT_MIN_SLEEP = HZ / 50, /* 20ms */
  131. };
  132. /*
  133. * Op codes for special requests to be handled by ide_special_rq().
  134. * Values should be in the range of 0x20 to 0x3f.
  135. */
  136. #define REQ_DRIVE_RESET 0x20
  137. #define REQ_DEVSET_EXEC 0x21
  138. /*
  139. * Check for an interrupt and acknowledge the interrupt status
  140. */
  141. struct hwif_s;
  142. typedef int (ide_ack_intr_t)(struct hwif_s *);
  143. /*
  144. * hwif_chipset_t is used to keep track of the specific hardware
  145. * chipset used by each IDE interface, if known.
  146. */
  147. enum { ide_unknown, ide_generic, ide_pci,
  148. ide_cmd640, ide_dtc2278, ide_ali14xx,
  149. ide_qd65xx, ide_umc8672, ide_ht6560b,
  150. ide_rz1000, ide_trm290,
  151. ide_cmd646, ide_cy82c693, ide_4drives,
  152. ide_pmac, ide_acorn,
  153. ide_au1xxx, ide_palm3710
  154. };
  155. typedef u8 hwif_chipset_t;
  156. /*
  157. * Structure to hold all information about the location of this port
  158. */
  159. typedef struct hw_regs_s {
  160. union {
  161. struct ide_io_ports io_ports;
  162. unsigned long io_ports_array[IDE_NR_PORTS];
  163. };
  164. int irq; /* our irq number */
  165. ide_ack_intr_t *ack_intr; /* acknowledge interrupt */
  166. hwif_chipset_t chipset;
  167. struct device *dev, *parent;
  168. unsigned long config;
  169. } hw_regs_t;
  170. void ide_init_port_data(struct hwif_s *, unsigned int);
  171. void ide_init_port_hw(struct hwif_s *, hw_regs_t *);
  172. static inline void ide_std_init_ports(hw_regs_t *hw,
  173. unsigned long io_addr,
  174. unsigned long ctl_addr)
  175. {
  176. unsigned int i;
  177. for (i = 0; i <= 7; i++)
  178. hw->io_ports_array[i] = io_addr++;
  179. hw->io_ports.ctl_addr = ctl_addr;
  180. }
  181. /* for IDE PCI controllers in legacy mode, temporary */
  182. static inline int __ide_default_irq(unsigned long base)
  183. {
  184. switch (base) {
  185. #ifdef CONFIG_IA64
  186. case 0x1f0: return isa_irq_to_vector(14);
  187. case 0x170: return isa_irq_to_vector(15);
  188. #else
  189. case 0x1f0: return 14;
  190. case 0x170: return 15;
  191. #endif
  192. }
  193. return 0;
  194. }
  195. #if defined(CONFIG_ARM) || defined(CONFIG_FRV) || defined(CONFIG_M68K) || \
  196. defined(CONFIG_MIPS) || defined(CONFIG_MN10300) || defined(CONFIG_PARISC) \
  197. || defined(CONFIG_PPC) || defined(CONFIG_SPARC) || defined(CONFIG_SPARC64)
  198. #include <asm/ide.h>
  199. #else
  200. #include <asm-generic/ide_iops.h>
  201. #endif
  202. #define MAX_HWIFS 10
  203. /* Currently only m68k, apus and m8xx need it */
  204. #ifndef IDE_ARCH_ACK_INTR
  205. # define ide_ack_intr(hwif) (1)
  206. #endif
  207. /* Currently only Atari needs it */
  208. #ifndef IDE_ARCH_LOCK
  209. # define ide_release_lock() do {} while (0)
  210. # define ide_get_lock(hdlr, data) do {} while (0)
  211. #endif /* IDE_ARCH_LOCK */
  212. /*
  213. * Now for the data we need to maintain per-drive: ide_drive_t
  214. */
  215. #define ide_scsi 0x21
  216. #define ide_disk 0x20
  217. #define ide_optical 0x7
  218. #define ide_cdrom 0x5
  219. #define ide_tape 0x1
  220. #define ide_floppy 0x0
  221. /*
  222. * Special Driver Flags
  223. *
  224. * set_geometry : respecify drive geometry
  225. * recalibrate : seek to cyl 0
  226. * set_multmode : set multmode count
  227. * set_tune : tune interface for drive
  228. * serviced : service command
  229. * reserved : unused
  230. */
  231. typedef union {
  232. unsigned all : 8;
  233. struct {
  234. unsigned set_geometry : 1;
  235. unsigned recalibrate : 1;
  236. unsigned set_multmode : 1;
  237. unsigned set_tune : 1;
  238. unsigned serviced : 1;
  239. unsigned reserved : 3;
  240. } b;
  241. } special_t;
  242. /*
  243. * ATA-IDE Select Register, aka Device-Head
  244. *
  245. * head : always zeros here
  246. * unit : drive select number: 0/1
  247. * bit5 : always 1
  248. * lba : using LBA instead of CHS
  249. * bit7 : always 1
  250. */
  251. typedef union {
  252. unsigned all : 8;
  253. struct {
  254. #if defined(__LITTLE_ENDIAN_BITFIELD)
  255. unsigned head : 4;
  256. unsigned unit : 1;
  257. unsigned bit5 : 1;
  258. unsigned lba : 1;
  259. unsigned bit7 : 1;
  260. #elif defined(__BIG_ENDIAN_BITFIELD)
  261. unsigned bit7 : 1;
  262. unsigned lba : 1;
  263. unsigned bit5 : 1;
  264. unsigned unit : 1;
  265. unsigned head : 4;
  266. #else
  267. #error "Please fix <asm/byteorder.h>"
  268. #endif
  269. } b;
  270. } select_t, ata_select_t;
  271. /*
  272. * Status returned from various ide_ functions
  273. */
  274. typedef enum {
  275. ide_stopped, /* no drive operation was started */
  276. ide_started, /* a drive operation was started, handler was set */
  277. } ide_startstop_t;
  278. /* ATAPI packet command flags */
  279. enum {
  280. /* set when an error is considered normal - no retry (ide-tape) */
  281. PC_FLAG_ABORT = (1 << 0),
  282. PC_FLAG_SUPPRESS_ERROR = (1 << 1),
  283. PC_FLAG_WAIT_FOR_DSC = (1 << 2),
  284. PC_FLAG_DMA_OK = (1 << 3),
  285. PC_FLAG_DMA_IN_PROGRESS = (1 << 4),
  286. PC_FLAG_DMA_ERROR = (1 << 5),
  287. PC_FLAG_WRITING = (1 << 6),
  288. /* command timed out */
  289. PC_FLAG_TIMEDOUT = (1 << 7),
  290. };
  291. /*
  292. * With each packet command, we allocate a buffer of IDE_PC_BUFFER_SIZE bytes.
  293. * This is used for several packet commands (not for READ/WRITE commands).
  294. */
  295. #define IDE_PC_BUFFER_SIZE 256
  296. struct ide_atapi_pc {
  297. /* actual packet bytes */
  298. u8 c[12];
  299. /* incremented on each retry */
  300. int retries;
  301. int error;
  302. /* bytes to transfer */
  303. int req_xfer;
  304. /* bytes actually transferred */
  305. int xferred;
  306. /* data buffer */
  307. u8 *buf;
  308. /* current buffer position */
  309. u8 *cur_pos;
  310. int buf_size;
  311. /* missing/available data on the current buffer */
  312. int b_count;
  313. /* the corresponding request */
  314. struct request *rq;
  315. unsigned long flags;
  316. /*
  317. * those are more or less driver-specific and some of them are subject
  318. * to change/removal later.
  319. */
  320. u8 pc_buf[IDE_PC_BUFFER_SIZE];
  321. /* idetape only */
  322. struct idetape_bh *bh;
  323. char *b_data;
  324. /* idescsi only for now */
  325. struct scatterlist *sg;
  326. unsigned int sg_cnt;
  327. struct scsi_cmnd *scsi_cmd;
  328. void (*done) (struct scsi_cmnd *);
  329. unsigned long timeout;
  330. };
  331. struct ide_devset;
  332. struct ide_driver_s;
  333. #ifdef CONFIG_BLK_DEV_IDEACPI
  334. struct ide_acpi_drive_link;
  335. struct ide_acpi_hwif_link;
  336. #endif
  337. /* ATAPI device flags */
  338. enum {
  339. IDE_AFLAG_DRQ_INTERRUPT = (1 << 0),
  340. IDE_AFLAG_MEDIA_CHANGED = (1 << 1),
  341. /* Drive cannot lock the door. */
  342. IDE_AFLAG_NO_DOORLOCK = (1 << 2),
  343. /* ide-cd */
  344. /* Drive cannot eject the disc. */
  345. IDE_AFLAG_NO_EJECT = (1 << 3),
  346. /* Drive is a pre ATAPI 1.2 drive. */
  347. IDE_AFLAG_PRE_ATAPI12 = (1 << 4),
  348. /* TOC addresses are in BCD. */
  349. IDE_AFLAG_TOCADDR_AS_BCD = (1 << 5),
  350. /* TOC track numbers are in BCD. */
  351. IDE_AFLAG_TOCTRACKS_AS_BCD = (1 << 6),
  352. /*
  353. * Drive does not provide data in multiples of SECTOR_SIZE
  354. * when more than one interrupt is needed.
  355. */
  356. IDE_AFLAG_LIMIT_NFRAMES = (1 << 7),
  357. /* Seeking in progress. */
  358. IDE_AFLAG_SEEKING = (1 << 8),
  359. /* Saved TOC information is current. */
  360. IDE_AFLAG_TOC_VALID = (1 << 9),
  361. /* We think that the drive door is locked. */
  362. IDE_AFLAG_DOOR_LOCKED = (1 << 10),
  363. /* SET_CD_SPEED command is unsupported. */
  364. IDE_AFLAG_NO_SPEED_SELECT = (1 << 11),
  365. IDE_AFLAG_VERTOS_300_SSD = (1 << 12),
  366. IDE_AFLAG_VERTOS_600_ESD = (1 << 13),
  367. IDE_AFLAG_SANYO_3CD = (1 << 14),
  368. IDE_AFLAG_FULL_CAPS_PAGE = (1 << 15),
  369. IDE_AFLAG_PLAY_AUDIO_OK = (1 << 16),
  370. IDE_AFLAG_LE_SPEED_FIELDS = (1 << 17),
  371. /* ide-floppy */
  372. /* Format in progress */
  373. IDE_AFLAG_FORMAT_IN_PROGRESS = (1 << 18),
  374. /* Avoid commands not supported in Clik drive */
  375. IDE_AFLAG_CLIK_DRIVE = (1 << 19),
  376. /* Requires BH algorithm for packets */
  377. IDE_AFLAG_ZIP_DRIVE = (1 << 20),
  378. /* Write protect */
  379. IDE_AFLAG_WP = (1 << 21),
  380. /* Supports format progress report */
  381. IDE_AFLAG_SRFP = (1 << 22),
  382. /* ide-tape */
  383. IDE_AFLAG_IGNORE_DSC = (1 << 23),
  384. /* 0 When the tape position is unknown */
  385. IDE_AFLAG_ADDRESS_VALID = (1 << 24),
  386. /* Device already opened */
  387. IDE_AFLAG_BUSY = (1 << 25),
  388. /* Attempt to auto-detect the current user block size */
  389. IDE_AFLAG_DETECT_BS = (1 << 26),
  390. /* Currently on a filemark */
  391. IDE_AFLAG_FILEMARK = (1 << 27),
  392. /* 0 = no tape is loaded, so we don't rewind after ejecting */
  393. IDE_AFLAG_MEDIUM_PRESENT = (1 << 28),
  394. IDE_AFLAG_NO_AUTOCLOSE = (1 << 29),
  395. };
  396. /* device flags */
  397. enum {
  398. /* restore settings after device reset */
  399. IDE_DFLAG_KEEP_SETTINGS = (1 << 0),
  400. /* device is using DMA for read/write */
  401. IDE_DFLAG_USING_DMA = (1 << 1),
  402. /* okay to unmask other IRQs */
  403. IDE_DFLAG_UNMASK = (1 << 2),
  404. /* don't attempt flushes */
  405. IDE_DFLAG_NOFLUSH = (1 << 3),
  406. /* DSC overlap */
  407. IDE_DFLAG_DSC_OVERLAP = (1 << 4),
  408. /* give potential excess bandwidth */
  409. IDE_DFLAG_NICE1 = (1 << 5),
  410. /* device is physically present */
  411. IDE_DFLAG_PRESENT = (1 << 6),
  412. /* device ejected hint */
  413. IDE_DFLAG_DEAD = (1 << 7),
  414. /* id read from device (synthetic if not set) */
  415. IDE_DFLAG_ID_READ = (1 << 8),
  416. IDE_DFLAG_NOPROBE = (1 << 9),
  417. /* need to do check_media_change() */
  418. IDE_DFLAG_REMOVABLE = (1 << 10),
  419. /* needed for removable devices */
  420. IDE_DFLAG_ATTACH = (1 << 11),
  421. IDE_DFLAG_FORCED_GEOM = (1 << 12),
  422. /* disallow setting unmask bit */
  423. IDE_DFLAG_NO_UNMASK = (1 << 13),
  424. /* disallow enabling 32-bit I/O */
  425. IDE_DFLAG_NO_IO_32BIT = (1 << 14),
  426. /* for removable only: door lock/unlock works */
  427. IDE_DFLAG_DOORLOCKING = (1 << 15),
  428. /* disallow DMA */
  429. IDE_DFLAG_NODMA = (1 << 16),
  430. /* powermanagment told us not to do anything, so sleep nicely */
  431. IDE_DFLAG_BLOCKED = (1 << 17),
  432. /* ide-scsi emulation */
  433. IDE_DFLAG_SCSI = (1 << 18),
  434. /* sleeping & sleep field valid */
  435. IDE_DFLAG_SLEEPING = (1 << 19),
  436. IDE_DFLAG_POST_RESET = (1 << 20),
  437. IDE_DFLAG_UDMA33_WARNED = (1 << 21),
  438. IDE_DFLAG_LBA48 = (1 << 22),
  439. /* status of write cache */
  440. IDE_DFLAG_WCACHE = (1 << 23),
  441. /* used for ignoring ATA_DF */
  442. IDE_DFLAG_NOWERR = (1 << 24),
  443. };
  444. struct ide_drive_s {
  445. char name[4]; /* drive name, such as "hda" */
  446. char driver_req[10]; /* requests specific driver */
  447. struct request_queue *queue; /* request queue */
  448. struct request *rq; /* current request */
  449. struct ide_drive_s *next; /* circular list of hwgroup drives */
  450. void *driver_data; /* extra driver data */
  451. u16 *id; /* identification info */
  452. #ifdef CONFIG_IDE_PROC_FS
  453. struct proc_dir_entry *proc; /* /proc/ide/ directory entry */
  454. const struct ide_proc_devset *settings; /* /proc/ide/ drive settings */
  455. #endif
  456. struct hwif_s *hwif; /* actually (ide_hwif_t *) */
  457. unsigned long dev_flags;
  458. unsigned long sleep; /* sleep until this time */
  459. unsigned long service_start; /* time we started last request */
  460. unsigned long service_time; /* service time of last request */
  461. unsigned long timeout; /* max time to wait for irq */
  462. special_t special; /* special action flags */
  463. select_t select; /* basic drive/head select reg value */
  464. u8 retry_pio; /* retrying dma capable host in pio */
  465. u8 state; /* retry state */
  466. u8 waiting_for_dma; /* dma currently in progress */
  467. u8 quirk_list; /* considered quirky, set for a specific host */
  468. u8 init_speed; /* transfer rate set at boot */
  469. u8 current_speed; /* current transfer rate set */
  470. u8 desired_speed; /* desired transfer rate set */
  471. u8 dn; /* now wide spread use */
  472. u8 acoustic; /* acoustic management */
  473. u8 media; /* disk, cdrom, tape, floppy, ... */
  474. u8 ready_stat; /* min status value for drive ready */
  475. u8 mult_count; /* current multiple sector setting */
  476. u8 mult_req; /* requested multiple sector setting */
  477. u8 tune_req; /* requested drive tuning setting */
  478. u8 io_32bit; /* 0=16-bit, 1=32-bit, 2/3=32bit+sync */
  479. u8 bad_wstat; /* used for ignoring ATA_DF */
  480. u8 head; /* "real" number of heads */
  481. u8 sect; /* "real" sectors per track */
  482. u8 bios_head; /* BIOS/fdisk/LILO number of heads */
  483. u8 bios_sect; /* BIOS/fdisk/LILO sectors per track */
  484. /* delay this long before sending packet command */
  485. u8 pc_delay;
  486. unsigned int bios_cyl; /* BIOS/fdisk/LILO number of cyls */
  487. unsigned int cyl; /* "real" number of cyls */
  488. unsigned int drive_data; /* used by set_pio_mode/selectproc */
  489. unsigned int failures; /* current failure count */
  490. unsigned int max_failures; /* maximum allowed failure count */
  491. u64 probed_capacity;/* initial reported media capacity (ide-cd only currently) */
  492. u64 capacity64; /* total number of sectors */
  493. int lun; /* logical unit */
  494. int crc_count; /* crc counter to reduce drive speed */
  495. unsigned long debug_mask; /* debugging levels switch */
  496. #ifdef CONFIG_BLK_DEV_IDEACPI
  497. struct ide_acpi_drive_link *acpidata;
  498. #endif
  499. struct list_head list;
  500. struct device gendev;
  501. struct completion gendev_rel_comp; /* to deal with device release() */
  502. /* current packet command */
  503. struct ide_atapi_pc *pc;
  504. /* callback for packet commands */
  505. void (*pc_callback)(struct ide_drive_s *, int);
  506. void (*pc_update_buffers)(struct ide_drive_s *, struct ide_atapi_pc *);
  507. int (*pc_io_buffers)(struct ide_drive_s *, struct ide_atapi_pc *,
  508. unsigned int, int);
  509. unsigned long atapi_flags;
  510. struct ide_atapi_pc request_sense_pc;
  511. struct request request_sense_rq;
  512. };
  513. typedef struct ide_drive_s ide_drive_t;
  514. #define to_ide_device(dev) container_of(dev, ide_drive_t, gendev)
  515. #define to_ide_drv(obj, cont_type) \
  516. container_of(obj, struct cont_type, kref)
  517. #define ide_drv_g(disk, cont_type) \
  518. container_of((disk)->private_data, struct cont_type, driver)
  519. struct ide_task_s;
  520. struct ide_port_info;
  521. struct ide_tp_ops {
  522. void (*exec_command)(struct hwif_s *, u8);
  523. u8 (*read_status)(struct hwif_s *);
  524. u8 (*read_altstatus)(struct hwif_s *);
  525. u8 (*read_sff_dma_status)(struct hwif_s *);
  526. void (*set_irq)(struct hwif_s *, int);
  527. void (*tf_load)(ide_drive_t *, struct ide_task_s *);
  528. void (*tf_read)(ide_drive_t *, struct ide_task_s *);
  529. void (*input_data)(ide_drive_t *, struct request *, void *,
  530. unsigned int);
  531. void (*output_data)(ide_drive_t *, struct request *, void *,
  532. unsigned int);
  533. };
  534. extern const struct ide_tp_ops default_tp_ops;
  535. /**
  536. * struct ide_port_ops - IDE port operations
  537. *
  538. * @init_dev: host specific initialization of a device
  539. * @set_pio_mode: routine to program host for PIO mode
  540. * @set_dma_mode: routine to program host for DMA mode
  541. * @selectproc: tweaks hardware to select drive
  542. * @reset_poll: chipset polling based on hba specifics
  543. * @pre_reset: chipset specific changes to default for device-hba resets
  544. * @resetproc: routine to reset controller after a disk reset
  545. * @maskproc: special host masking for drive selection
  546. * @quirkproc: check host's drive quirk list
  547. *
  548. * @mdma_filter: filter MDMA modes
  549. * @udma_filter: filter UDMA modes
  550. *
  551. * @cable_detect: detect cable type
  552. */
  553. struct ide_port_ops {
  554. void (*init_dev)(ide_drive_t *);
  555. void (*set_pio_mode)(ide_drive_t *, const u8);
  556. void (*set_dma_mode)(ide_drive_t *, const u8);
  557. void (*selectproc)(ide_drive_t *);
  558. int (*reset_poll)(ide_drive_t *);
  559. void (*pre_reset)(ide_drive_t *);
  560. void (*resetproc)(ide_drive_t *);
  561. void (*maskproc)(ide_drive_t *, int);
  562. void (*quirkproc)(ide_drive_t *);
  563. u8 (*mdma_filter)(ide_drive_t *);
  564. u8 (*udma_filter)(ide_drive_t *);
  565. u8 (*cable_detect)(struct hwif_s *);
  566. };
  567. struct ide_dma_ops {
  568. void (*dma_host_set)(struct ide_drive_s *, int);
  569. int (*dma_setup)(struct ide_drive_s *);
  570. void (*dma_exec_cmd)(struct ide_drive_s *, u8);
  571. void (*dma_start)(struct ide_drive_s *);
  572. int (*dma_end)(struct ide_drive_s *);
  573. int (*dma_test_irq)(struct ide_drive_s *);
  574. void (*dma_lost_irq)(struct ide_drive_s *);
  575. void (*dma_timeout)(struct ide_drive_s *);
  576. };
  577. struct ide_host;
  578. typedef struct hwif_s {
  579. struct hwif_s *next; /* for linked-list in ide_hwgroup_t */
  580. struct hwif_s *mate; /* other hwif from same PCI chip */
  581. struct hwgroup_s *hwgroup; /* actually (ide_hwgroup_t *) */
  582. struct proc_dir_entry *proc; /* /proc/ide/ directory entry */
  583. struct ide_host *host;
  584. char name[6]; /* name of interface, eg. "ide0" */
  585. struct ide_io_ports io_ports;
  586. unsigned long sata_scr[SATA_NR_PORTS];
  587. ide_drive_t drives[MAX_DRIVES]; /* drive info */
  588. u8 major; /* our major number */
  589. u8 index; /* 0 for ide0; 1 for ide1; ... */
  590. u8 channel; /* for dual-port chips: 0=primary, 1=secondary */
  591. u32 host_flags;
  592. u8 pio_mask;
  593. u8 ultra_mask;
  594. u8 mwdma_mask;
  595. u8 swdma_mask;
  596. u8 cbl; /* cable type */
  597. hwif_chipset_t chipset; /* sub-module for tuning.. */
  598. struct device *dev;
  599. ide_ack_intr_t *ack_intr;
  600. void (*rw_disk)(ide_drive_t *, struct request *);
  601. const struct ide_tp_ops *tp_ops;
  602. const struct ide_port_ops *port_ops;
  603. const struct ide_dma_ops *dma_ops;
  604. void (*ide_dma_clear_irq)(ide_drive_t *drive);
  605. /* dma physical region descriptor table (cpu view) */
  606. unsigned int *dmatable_cpu;
  607. /* dma physical region descriptor table (dma view) */
  608. dma_addr_t dmatable_dma;
  609. /* Scatter-gather list used to build the above */
  610. struct scatterlist *sg_table;
  611. int sg_max_nents; /* Maximum number of entries in it */
  612. int sg_nents; /* Current number of entries in it */
  613. int sg_dma_direction; /* dma transfer direction */
  614. /* data phase of the active command (currently only valid for PIO/DMA) */
  615. int data_phase;
  616. unsigned int nsect;
  617. unsigned int nleft;
  618. struct scatterlist *cursg;
  619. unsigned int cursg_ofs;
  620. int rqsize; /* max sectors per request */
  621. int irq; /* our irq number */
  622. unsigned long dma_base; /* base addr for dma ports */
  623. unsigned long config_data; /* for use by chipset-specific code */
  624. unsigned long select_data; /* for use by chipset-specific code */
  625. unsigned long extra_base; /* extra addr for dma ports */
  626. unsigned extra_ports; /* number of extra dma ports */
  627. unsigned present : 1; /* this interface exists */
  628. unsigned serialized : 1; /* serialized all channel operation */
  629. unsigned sharing_irq: 1; /* 1 = sharing irq with another hwif */
  630. unsigned sg_mapped : 1; /* sg_table and sg_nents are ready */
  631. struct device gendev;
  632. struct device *portdev;
  633. struct completion gendev_rel_comp; /* To deal with device release() */
  634. void *hwif_data; /* extra hwif data */
  635. unsigned dma;
  636. #ifdef CONFIG_BLK_DEV_IDEACPI
  637. struct ide_acpi_hwif_link *acpidata;
  638. #endif
  639. } ____cacheline_internodealigned_in_smp ide_hwif_t;
  640. struct ide_host {
  641. ide_hwif_t *ports[MAX_HWIFS];
  642. unsigned int n_ports;
  643. struct device *dev[2];
  644. unsigned int (*init_chipset)(struct pci_dev *);
  645. unsigned long host_flags;
  646. void *host_priv;
  647. };
  648. /*
  649. * internal ide interrupt handler type
  650. */
  651. typedef ide_startstop_t (ide_handler_t)(ide_drive_t *);
  652. typedef int (ide_expiry_t)(ide_drive_t *);
  653. /* used by ide-cd, ide-floppy, etc. */
  654. typedef void (xfer_func_t)(ide_drive_t *, struct request *rq, void *, unsigned);
  655. typedef struct hwgroup_s {
  656. /* irq handler, if active */
  657. ide_startstop_t (*handler)(ide_drive_t *);
  658. /* BOOL: protects all fields below */
  659. volatile int busy;
  660. /* BOOL: wake us up on timer expiry */
  661. unsigned int sleeping : 1;
  662. /* BOOL: polling active & poll_timeout field valid */
  663. unsigned int polling : 1;
  664. /* current drive */
  665. ide_drive_t *drive;
  666. /* ptr to current hwif in linked-list */
  667. ide_hwif_t *hwif;
  668. /* current request */
  669. struct request *rq;
  670. /* failsafe timer */
  671. struct timer_list timer;
  672. /* timeout value during long polls */
  673. unsigned long poll_timeout;
  674. /* queried upon timeouts */
  675. int (*expiry)(ide_drive_t *);
  676. int req_gen;
  677. int req_gen_timer;
  678. } ide_hwgroup_t;
  679. typedef struct ide_driver_s ide_driver_t;
  680. extern struct mutex ide_setting_mtx;
  681. /*
  682. * configurable drive settings
  683. */
  684. #define DS_SYNC (1 << 0)
  685. struct ide_devset {
  686. int (*get)(ide_drive_t *);
  687. int (*set)(ide_drive_t *, int);
  688. unsigned int flags;
  689. };
  690. #define __DEVSET(_flags, _get, _set) { \
  691. .flags = _flags, \
  692. .get = _get, \
  693. .set = _set, \
  694. }
  695. #define ide_devset_get(name, field) \
  696. static int get_##name(ide_drive_t *drive) \
  697. { \
  698. return drive->field; \
  699. }
  700. #define ide_devset_set(name, field) \
  701. static int set_##name(ide_drive_t *drive, int arg) \
  702. { \
  703. drive->field = arg; \
  704. return 0; \
  705. }
  706. #define ide_devset_get_flag(name, flag) \
  707. static int get_##name(ide_drive_t *drive) \
  708. { \
  709. return !!(drive->dev_flags & flag); \
  710. }
  711. #define ide_devset_set_flag(name, flag) \
  712. static int set_##name(ide_drive_t *drive, int arg) \
  713. { \
  714. if (arg) \
  715. drive->dev_flags |= flag; \
  716. else \
  717. drive->dev_flags &= ~flag; \
  718. return 0; \
  719. }
  720. #define __IDE_DEVSET(_name, _flags, _get, _set) \
  721. const struct ide_devset ide_devset_##_name = \
  722. __DEVSET(_flags, _get, _set)
  723. #define IDE_DEVSET(_name, _flags, _get, _set) \
  724. static __IDE_DEVSET(_name, _flags, _get, _set)
  725. #define ide_devset_rw(_name, _func) \
  726. IDE_DEVSET(_name, 0, get_##_func, set_##_func)
  727. #define ide_devset_w(_name, _func) \
  728. IDE_DEVSET(_name, 0, NULL, set_##_func)
  729. #define ide_devset_rw_sync(_name, _func) \
  730. IDE_DEVSET(_name, DS_SYNC, get_##_func, set_##_func)
  731. #define ide_decl_devset(_name) \
  732. extern const struct ide_devset ide_devset_##_name
  733. ide_decl_devset(io_32bit);
  734. ide_decl_devset(keepsettings);
  735. ide_decl_devset(pio_mode);
  736. ide_decl_devset(unmaskirq);
  737. ide_decl_devset(using_dma);
  738. #ifdef CONFIG_IDE_PROC_FS
  739. /*
  740. * /proc/ide interface
  741. */
  742. #define ide_devset_rw_field(_name, _field) \
  743. ide_devset_get(_name, _field); \
  744. ide_devset_set(_name, _field); \
  745. IDE_DEVSET(_name, DS_SYNC, get_##_name, set_##_name)
  746. #define ide_devset_rw_flag(_name, _field) \
  747. ide_devset_get_flag(_name, _field); \
  748. ide_devset_set_flag(_name, _field); \
  749. IDE_DEVSET(_name, DS_SYNC, get_##_name, set_##_name)
  750. struct ide_proc_devset {
  751. const char *name;
  752. const struct ide_devset *setting;
  753. int min, max;
  754. int (*mulf)(ide_drive_t *);
  755. int (*divf)(ide_drive_t *);
  756. };
  757. #define __IDE_PROC_DEVSET(_name, _min, _max, _mulf, _divf) { \
  758. .name = __stringify(_name), \
  759. .setting = &ide_devset_##_name, \
  760. .min = _min, \
  761. .max = _max, \
  762. .mulf = _mulf, \
  763. .divf = _divf, \
  764. }
  765. #define IDE_PROC_DEVSET(_name, _min, _max) \
  766. __IDE_PROC_DEVSET(_name, _min, _max, NULL, NULL)
  767. typedef struct {
  768. const char *name;
  769. mode_t mode;
  770. read_proc_t *read_proc;
  771. write_proc_t *write_proc;
  772. } ide_proc_entry_t;
  773. void proc_ide_create(void);
  774. void proc_ide_destroy(void);
  775. void ide_proc_register_port(ide_hwif_t *);
  776. void ide_proc_port_register_devices(ide_hwif_t *);
  777. void ide_proc_unregister_device(ide_drive_t *);
  778. void ide_proc_unregister_port(ide_hwif_t *);
  779. void ide_proc_register_driver(ide_drive_t *, ide_driver_t *);
  780. void ide_proc_unregister_driver(ide_drive_t *, ide_driver_t *);
  781. read_proc_t proc_ide_read_capacity;
  782. read_proc_t proc_ide_read_geometry;
  783. /*
  784. * Standard exit stuff:
  785. */
  786. #define PROC_IDE_READ_RETURN(page,start,off,count,eof,len) \
  787. { \
  788. len -= off; \
  789. if (len < count) { \
  790. *eof = 1; \
  791. if (len <= 0) \
  792. return 0; \
  793. } else \
  794. len = count; \
  795. *start = page + off; \
  796. return len; \
  797. }
  798. #else
  799. static inline void proc_ide_create(void) { ; }
  800. static inline void proc_ide_destroy(void) { ; }
  801. static inline void ide_proc_register_port(ide_hwif_t *hwif) { ; }
  802. static inline void ide_proc_port_register_devices(ide_hwif_t *hwif) { ; }
  803. static inline void ide_proc_unregister_device(ide_drive_t *drive) { ; }
  804. static inline void ide_proc_unregister_port(ide_hwif_t *hwif) { ; }
  805. static inline void ide_proc_register_driver(ide_drive_t *drive, ide_driver_t *driver) { ; }
  806. static inline void ide_proc_unregister_driver(ide_drive_t *drive, ide_driver_t *driver) { ; }
  807. #define PROC_IDE_READ_RETURN(page,start,off,count,eof,len) return 0;
  808. #endif
  809. enum {
  810. /* enter/exit functions */
  811. IDE_DBG_FUNC = (1 << 0),
  812. /* sense key/asc handling */
  813. IDE_DBG_SENSE = (1 << 1),
  814. /* packet commands handling */
  815. IDE_DBG_PC = (1 << 2),
  816. /* request handling */
  817. IDE_DBG_RQ = (1 << 3),
  818. /* driver probing/setup */
  819. IDE_DBG_PROBE = (1 << 4),
  820. };
  821. /* DRV_NAME has to be defined in the driver before using the macro below */
  822. #define __ide_debug_log(lvl, fmt, args...) \
  823. { \
  824. if (unlikely(drive->debug_mask & lvl)) \
  825. printk(KERN_INFO DRV_NAME ": " fmt, ## args); \
  826. }
  827. /*
  828. * Power Management step value (rq->pm->pm_step).
  829. *
  830. * The step value starts at 0 (ide_pm_state_start_suspend) for a
  831. * suspend operation or 1000 (ide_pm_state_start_resume) for a
  832. * resume operation.
  833. *
  834. * For each step, the core calls the subdriver start_power_step() first.
  835. * This can return:
  836. * - ide_stopped : In this case, the core calls us back again unless
  837. * step have been set to ide_power_state_completed.
  838. * - ide_started : In this case, the channel is left busy until an
  839. * async event (interrupt) occurs.
  840. * Typically, start_power_step() will issue a taskfile request with
  841. * do_rw_taskfile().
  842. *
  843. * Upon reception of the interrupt, the core will call complete_power_step()
  844. * with the error code if any. This routine should update the step value
  845. * and return. It should not start a new request. The core will call
  846. * start_power_step for the new step value, unless step have been set to
  847. * ide_power_state_completed.
  848. *
  849. * Subdrivers are expected to define their own additional power
  850. * steps from 1..999 for suspend and from 1001..1999 for resume,
  851. * other values are reserved for future use.
  852. */
  853. enum {
  854. ide_pm_state_completed = -1,
  855. ide_pm_state_start_suspend = 0,
  856. ide_pm_state_start_resume = 1000,
  857. };
  858. /*
  859. * Subdrivers support.
  860. *
  861. * The gendriver.owner field should be set to the module owner of this driver.
  862. * The gendriver.name field should be set to the name of this driver
  863. */
  864. struct ide_driver_s {
  865. const char *version;
  866. u8 media;
  867. ide_startstop_t (*do_request)(ide_drive_t *, struct request *, sector_t);
  868. int (*end_request)(ide_drive_t *, int, int);
  869. ide_startstop_t (*error)(ide_drive_t *, struct request *rq, u8, u8);
  870. struct device_driver gen_driver;
  871. int (*probe)(ide_drive_t *);
  872. void (*remove)(ide_drive_t *);
  873. void (*resume)(ide_drive_t *);
  874. void (*shutdown)(ide_drive_t *);
  875. #ifdef CONFIG_IDE_PROC_FS
  876. ide_proc_entry_t *proc;
  877. const struct ide_proc_devset *settings;
  878. #endif
  879. };
  880. #define to_ide_driver(drv) container_of(drv, ide_driver_t, gen_driver)
  881. int ide_device_get(ide_drive_t *);
  882. void ide_device_put(ide_drive_t *);
  883. struct ide_ioctl_devset {
  884. unsigned int get_ioctl;
  885. unsigned int set_ioctl;
  886. const struct ide_devset *setting;
  887. };
  888. int ide_setting_ioctl(ide_drive_t *, struct block_device *, unsigned int,
  889. unsigned long, const struct ide_ioctl_devset *);
  890. int generic_ide_ioctl(ide_drive_t *, struct file *, struct block_device *,
  891. unsigned, unsigned long);
  892. extern int ide_vlb_clk;
  893. extern int ide_pci_clk;
  894. extern int ide_end_request (ide_drive_t *drive, int uptodate, int nrsecs);
  895. int ide_end_dequeued_request(ide_drive_t *drive, struct request *rq,
  896. int uptodate, int nr_sectors);
  897. extern void ide_set_handler (ide_drive_t *drive, ide_handler_t *handler, unsigned int timeout, ide_expiry_t *expiry);
  898. void ide_execute_command(ide_drive_t *, u8, ide_handler_t *, unsigned int,
  899. ide_expiry_t *);
  900. void ide_execute_pkt_cmd(ide_drive_t *);
  901. void ide_pad_transfer(ide_drive_t *, int, int);
  902. ide_startstop_t __ide_error(ide_drive_t *, struct request *, u8, u8);
  903. ide_startstop_t ide_error (ide_drive_t *drive, const char *msg, byte stat);
  904. void ide_fix_driveid(u16 *);
  905. extern void ide_fixstring(u8 *, const int, const int);
  906. int ide_busy_sleep(ide_hwif_t *, unsigned long, int);
  907. int ide_wait_stat(ide_startstop_t *, ide_drive_t *, u8, u8, unsigned long);
  908. extern ide_startstop_t ide_do_reset (ide_drive_t *);
  909. extern int ide_devset_execute(ide_drive_t *drive,
  910. const struct ide_devset *setting, int arg);
  911. extern void ide_do_drive_cmd(ide_drive_t *, struct request *);
  912. extern void ide_end_drive_cmd(ide_drive_t *, u8, u8);
  913. enum {
  914. IDE_TFLAG_LBA48 = (1 << 0),
  915. IDE_TFLAG_FLAGGED = (1 << 2),
  916. IDE_TFLAG_OUT_DATA = (1 << 3),
  917. IDE_TFLAG_OUT_HOB_FEATURE = (1 << 4),
  918. IDE_TFLAG_OUT_HOB_NSECT = (1 << 5),
  919. IDE_TFLAG_OUT_HOB_LBAL = (1 << 6),
  920. IDE_TFLAG_OUT_HOB_LBAM = (1 << 7),
  921. IDE_TFLAG_OUT_HOB_LBAH = (1 << 8),
  922. IDE_TFLAG_OUT_HOB = IDE_TFLAG_OUT_HOB_FEATURE |
  923. IDE_TFLAG_OUT_HOB_NSECT |
  924. IDE_TFLAG_OUT_HOB_LBAL |
  925. IDE_TFLAG_OUT_HOB_LBAM |
  926. IDE_TFLAG_OUT_HOB_LBAH,
  927. IDE_TFLAG_OUT_FEATURE = (1 << 9),
  928. IDE_TFLAG_OUT_NSECT = (1 << 10),
  929. IDE_TFLAG_OUT_LBAL = (1 << 11),
  930. IDE_TFLAG_OUT_LBAM = (1 << 12),
  931. IDE_TFLAG_OUT_LBAH = (1 << 13),
  932. IDE_TFLAG_OUT_TF = IDE_TFLAG_OUT_FEATURE |
  933. IDE_TFLAG_OUT_NSECT |
  934. IDE_TFLAG_OUT_LBAL |
  935. IDE_TFLAG_OUT_LBAM |
  936. IDE_TFLAG_OUT_LBAH,
  937. IDE_TFLAG_OUT_DEVICE = (1 << 14),
  938. IDE_TFLAG_WRITE = (1 << 15),
  939. IDE_TFLAG_FLAGGED_SET_IN_FLAGS = (1 << 16),
  940. IDE_TFLAG_IN_DATA = (1 << 17),
  941. IDE_TFLAG_CUSTOM_HANDLER = (1 << 18),
  942. IDE_TFLAG_DMA_PIO_FALLBACK = (1 << 19),
  943. IDE_TFLAG_IN_HOB_FEATURE = (1 << 20),
  944. IDE_TFLAG_IN_HOB_NSECT = (1 << 21),
  945. IDE_TFLAG_IN_HOB_LBAL = (1 << 22),
  946. IDE_TFLAG_IN_HOB_LBAM = (1 << 23),
  947. IDE_TFLAG_IN_HOB_LBAH = (1 << 24),
  948. IDE_TFLAG_IN_HOB_LBA = IDE_TFLAG_IN_HOB_LBAL |
  949. IDE_TFLAG_IN_HOB_LBAM |
  950. IDE_TFLAG_IN_HOB_LBAH,
  951. IDE_TFLAG_IN_HOB = IDE_TFLAG_IN_HOB_FEATURE |
  952. IDE_TFLAG_IN_HOB_NSECT |
  953. IDE_TFLAG_IN_HOB_LBA,
  954. IDE_TFLAG_IN_FEATURE = (1 << 1),
  955. IDE_TFLAG_IN_NSECT = (1 << 25),
  956. IDE_TFLAG_IN_LBAL = (1 << 26),
  957. IDE_TFLAG_IN_LBAM = (1 << 27),
  958. IDE_TFLAG_IN_LBAH = (1 << 28),
  959. IDE_TFLAG_IN_LBA = IDE_TFLAG_IN_LBAL |
  960. IDE_TFLAG_IN_LBAM |
  961. IDE_TFLAG_IN_LBAH,
  962. IDE_TFLAG_IN_TF = IDE_TFLAG_IN_NSECT |
  963. IDE_TFLAG_IN_LBA,
  964. IDE_TFLAG_IN_DEVICE = (1 << 29),
  965. IDE_TFLAG_HOB = IDE_TFLAG_OUT_HOB |
  966. IDE_TFLAG_IN_HOB,
  967. IDE_TFLAG_TF = IDE_TFLAG_OUT_TF |
  968. IDE_TFLAG_IN_TF,
  969. IDE_TFLAG_DEVICE = IDE_TFLAG_OUT_DEVICE |
  970. IDE_TFLAG_IN_DEVICE,
  971. /* force 16-bit I/O operations */
  972. IDE_TFLAG_IO_16BIT = (1 << 30),
  973. /* ide_task_t was allocated using kmalloc() */
  974. IDE_TFLAG_DYN = (1 << 31),
  975. };
  976. struct ide_taskfile {
  977. u8 hob_data; /* 0: high data byte (for TASKFILE IOCTL) */
  978. u8 hob_feature; /* 1-5: additional data to support LBA48 */
  979. u8 hob_nsect;
  980. u8 hob_lbal;
  981. u8 hob_lbam;
  982. u8 hob_lbah;
  983. u8 data; /* 6: low data byte (for TASKFILE IOCTL) */
  984. union { /*  7: */
  985. u8 error; /* read: error */
  986. u8 feature; /* write: feature */
  987. };
  988. u8 nsect; /* 8: number of sectors */
  989. u8 lbal; /* 9: LBA low */
  990. u8 lbam; /* 10: LBA mid */
  991. u8 lbah; /* 11: LBA high */
  992. u8 device; /* 12: device select */
  993. union { /* 13: */
  994. u8 status; /*  read: status  */
  995. u8 command; /* write: command */
  996. };
  997. };
  998. typedef struct ide_task_s {
  999. union {
  1000. struct ide_taskfile tf;
  1001. u8 tf_array[14];
  1002. };
  1003. u32 tf_flags;
  1004. int data_phase;
  1005. struct request *rq; /* copy of request */
  1006. void *special; /* valid_t generally */
  1007. } ide_task_t;
  1008. void ide_tf_dump(const char *, struct ide_taskfile *);
  1009. void ide_exec_command(ide_hwif_t *, u8);
  1010. u8 ide_read_status(ide_hwif_t *);
  1011. u8 ide_read_altstatus(ide_hwif_t *);
  1012. u8 ide_read_sff_dma_status(ide_hwif_t *);
  1013. void ide_set_irq(ide_hwif_t *, int);
  1014. void ide_tf_load(ide_drive_t *, ide_task_t *);
  1015. void ide_tf_read(ide_drive_t *, ide_task_t *);
  1016. void ide_input_data(ide_drive_t *, struct request *, void *, unsigned int);
  1017. void ide_output_data(ide_drive_t *, struct request *, void *, unsigned int);
  1018. int ide_io_buffers(ide_drive_t *, struct ide_atapi_pc *, unsigned int, int);
  1019. extern void SELECT_DRIVE(ide_drive_t *);
  1020. void SELECT_MASK(ide_drive_t *, int);
  1021. u8 ide_read_error(ide_drive_t *);
  1022. void ide_read_bcount_and_ireason(ide_drive_t *, u16 *, u8 *);
  1023. extern int drive_is_ready(ide_drive_t *);
  1024. void ide_pktcmd_tf_load(ide_drive_t *, u32, u16, u8);
  1025. int ide_check_atapi_device(ide_drive_t *, const char *);
  1026. void ide_init_pc(struct ide_atapi_pc *);
  1027. /*
  1028. * Special requests for ide-tape block device strategy routine.
  1029. *
  1030. * In order to service a character device command, we add special requests to
  1031. * the tail of our block device request queue and wait for their completion.
  1032. */
  1033. enum {
  1034. REQ_IDETAPE_PC1 = (1 << 0), /* packet command (first stage) */
  1035. REQ_IDETAPE_PC2 = (1 << 1), /* packet command (second stage) */
  1036. REQ_IDETAPE_READ = (1 << 2),
  1037. REQ_IDETAPE_WRITE = (1 << 3),
  1038. };
  1039. int ide_queue_pc_tail(ide_drive_t *, struct gendisk *, struct ide_atapi_pc *);
  1040. int ide_do_test_unit_ready(ide_drive_t *, struct gendisk *);
  1041. int ide_do_start_stop(ide_drive_t *, struct gendisk *, int);
  1042. int ide_set_media_lock(ide_drive_t *, struct gendisk *, int);
  1043. void ide_create_request_sense_cmd(ide_drive_t *, struct ide_atapi_pc *);
  1044. void ide_retry_pc(ide_drive_t *, struct gendisk *);
  1045. static inline unsigned long ide_scsi_get_timeout(struct ide_atapi_pc *pc)
  1046. {
  1047. return max_t(unsigned long, WAIT_CMD, pc->timeout - jiffies);
  1048. }
  1049. int ide_scsi_expiry(ide_drive_t *);
  1050. ide_startstop_t ide_issue_pc(ide_drive_t *, unsigned int, ide_expiry_t *);
  1051. ide_startstop_t do_rw_taskfile(ide_drive_t *, ide_task_t *);
  1052. void task_end_request(ide_drive_t *, struct request *, u8);
  1053. int ide_raw_taskfile(ide_drive_t *, ide_task_t *, u8 *, u16);
  1054. int ide_no_data_taskfile(ide_drive_t *, ide_task_t *);
  1055. int ide_taskfile_ioctl(ide_drive_t *, unsigned int, unsigned long);
  1056. extern int ide_driveid_update(ide_drive_t *);
  1057. extern int ide_config_drive_speed(ide_drive_t *, u8);
  1058. extern u8 eighty_ninty_three (ide_drive_t *);
  1059. extern int taskfile_lib_get_identify(ide_drive_t *drive, u8 *);
  1060. extern int ide_wait_not_busy(ide_hwif_t *hwif, unsigned long timeout);
  1061. extern void ide_stall_queue(ide_drive_t *drive, unsigned long timeout);
  1062. extern void ide_timer_expiry(unsigned long);
  1063. extern irqreturn_t ide_intr(int irq, void *dev_id);
  1064. extern void do_ide_request(struct request_queue *);
  1065. void ide_init_disk(struct gendisk *, ide_drive_t *);
  1066. #ifdef CONFIG_IDEPCI_PCIBUS_ORDER
  1067. extern int __ide_pci_register_driver(struct pci_driver *driver, struct module *owner, const char *mod_name);
  1068. #define ide_pci_register_driver(d) __ide_pci_register_driver(d, THIS_MODULE, KBUILD_MODNAME)
  1069. #else
  1070. #define ide_pci_register_driver(d) pci_register_driver(d)
  1071. #endif
  1072. void ide_pci_setup_ports(struct pci_dev *, const struct ide_port_info *, int,
  1073. hw_regs_t *, hw_regs_t **);
  1074. void ide_setup_pci_noise(struct pci_dev *, const struct ide_port_info *);
  1075. #ifdef CONFIG_BLK_DEV_IDEDMA_PCI
  1076. int ide_pci_set_master(struct pci_dev *, const char *);
  1077. unsigned long ide_pci_dma_base(ide_hwif_t *, const struct ide_port_info *);
  1078. int ide_pci_check_simplex(ide_hwif_t *, const struct ide_port_info *);
  1079. int ide_hwif_setup_dma(ide_hwif_t *, const struct ide_port_info *);
  1080. #else
  1081. static inline int ide_hwif_setup_dma(ide_hwif_t *hwif,
  1082. const struct ide_port_info *d)
  1083. {
  1084. return -EINVAL;
  1085. }
  1086. #endif
  1087. typedef struct ide_pci_enablebit_s {
  1088. u8 reg; /* byte pci reg holding the enable-bit */
  1089. u8 mask; /* mask to isolate the enable-bit */
  1090. u8 val; /* value of masked reg when "enabled" */
  1091. } ide_pci_enablebit_t;
  1092. enum {
  1093. /* Uses ISA control ports not PCI ones. */
  1094. IDE_HFLAG_ISA_PORTS = (1 << 0),
  1095. /* single port device */
  1096. IDE_HFLAG_SINGLE = (1 << 1),
  1097. /* don't use legacy PIO blacklist */
  1098. IDE_HFLAG_PIO_NO_BLACKLIST = (1 << 2),
  1099. /* set for the second port of QD65xx */
  1100. IDE_HFLAG_QD_2ND_PORT = (1 << 3),
  1101. /* use PIO8/9 for prefetch off/on */
  1102. IDE_HFLAG_ABUSE_PREFETCH = (1 << 4),
  1103. /* use PIO6/7 for fast-devsel off/on */
  1104. IDE_HFLAG_ABUSE_FAST_DEVSEL = (1 << 5),
  1105. /* use 100-102 and 200-202 PIO values to set DMA modes */
  1106. IDE_HFLAG_ABUSE_DMA_MODES = (1 << 6),
  1107. /*
  1108. * keep DMA setting when programming PIO mode, may be used only
  1109. * for hosts which have separate PIO and DMA timings (ie. PMAC)
  1110. */
  1111. IDE_HFLAG_SET_PIO_MODE_KEEP_DMA = (1 << 7),
  1112. /* program host for the transfer mode after programming device */
  1113. IDE_HFLAG_POST_SET_MODE = (1 << 8),
  1114. /* don't program host/device for the transfer mode ("smart" hosts) */
  1115. IDE_HFLAG_NO_SET_MODE = (1 << 9),
  1116. /* trust BIOS for programming chipset/device for DMA */
  1117. IDE_HFLAG_TRUST_BIOS_FOR_DMA = (1 << 10),
  1118. /* host is CS5510/CS5520 */
  1119. IDE_HFLAG_CS5520 = (1 << 11),
  1120. /* ATAPI DMA is unsupported */
  1121. IDE_HFLAG_NO_ATAPI_DMA = (1 << 12),
  1122. /* set if host is a "non-bootable" controller */
  1123. IDE_HFLAG_NON_BOOTABLE = (1 << 13),
  1124. /* host doesn't support DMA */
  1125. IDE_HFLAG_NO_DMA = (1 << 14),
  1126. /* check if host is PCI IDE device before allowing DMA */
  1127. IDE_HFLAG_NO_AUTODMA = (1 << 15),
  1128. /* host uses MMIO */
  1129. IDE_HFLAG_MMIO = (1 << 16),
  1130. /* no LBA48 */
  1131. IDE_HFLAG_NO_LBA48 = (1 << 17),
  1132. /* no LBA48 DMA */
  1133. IDE_HFLAG_NO_LBA48_DMA = (1 << 18),
  1134. /* data FIFO is cleared by an error */
  1135. IDE_HFLAG_ERROR_STOPS_FIFO = (1 << 19),
  1136. /* serialize ports */
  1137. IDE_HFLAG_SERIALIZE = (1 << 20),
  1138. /* use legacy IRQs */
  1139. IDE_HFLAG_LEGACY_IRQS = (1 << 21),
  1140. /* force use of legacy IRQs */
  1141. IDE_HFLAG_FORCE_LEGACY_IRQS = (1 << 22),
  1142. /* limit LBA48 requests to 256 sectors */
  1143. IDE_HFLAG_RQSIZE_256 = (1 << 23),
  1144. /* use 32-bit I/O ops */
  1145. IDE_HFLAG_IO_32BIT = (1 << 24),
  1146. /* unmask IRQs */
  1147. IDE_HFLAG_UNMASK_IRQS = (1 << 25),
  1148. /* serialize ports if DMA is possible (for sl82c105) */
  1149. IDE_HFLAG_SERIALIZE_DMA = (1 << 27),
  1150. /* force host out of "simplex" mode */
  1151. IDE_HFLAG_CLEAR_SIMPLEX = (1 << 28),
  1152. /* DSC overlap is unsupported */
  1153. IDE_HFLAG_NO_DSC = (1 << 29),
  1154. /* never use 32-bit I/O ops */
  1155. IDE_HFLAG_NO_IO_32BIT = (1 << 30),
  1156. /* never unmask IRQs */
  1157. IDE_HFLAG_NO_UNMASK_IRQS = (1 << 31),
  1158. };
  1159. #ifdef CONFIG_BLK_DEV_OFFBOARD
  1160. # define IDE_HFLAG_OFF_BOARD 0
  1161. #else
  1162. # define IDE_HFLAG_OFF_BOARD IDE_HFLAG_NON_BOOTABLE
  1163. #endif
  1164. struct ide_port_info {
  1165. char *name;
  1166. unsigned int (*init_chipset)(struct pci_dev *);
  1167. void (*init_iops)(ide_hwif_t *);
  1168. void (*init_hwif)(ide_hwif_t *);
  1169. int (*init_dma)(ide_hwif_t *,
  1170. const struct ide_port_info *);
  1171. const struct ide_tp_ops *tp_ops;
  1172. const struct ide_port_ops *port_ops;
  1173. const struct ide_dma_ops *dma_ops;
  1174. ide_pci_enablebit_t enablebits[2];
  1175. hwif_chipset_t chipset;
  1176. u32 host_flags;
  1177. u8 pio_mask;
  1178. u8 swdma_mask;
  1179. u8 mwdma_mask;
  1180. u8 udma_mask;
  1181. };
  1182. int ide_pci_init_one(struct pci_dev *, const struct ide_port_info *, void *);
  1183. int ide_pci_init_two(struct pci_dev *, struct pci_dev *,
  1184. const struct ide_port_info *, void *);
  1185. void ide_pci_remove(struct pci_dev *);
  1186. #ifdef CONFIG_PM
  1187. int ide_pci_suspend(struct pci_dev *, pm_message_t);
  1188. int ide_pci_resume(struct pci_dev *);
  1189. #else
  1190. #define ide_pci_suspend NULL
  1191. #define ide_pci_resume NULL
  1192. #endif
  1193. void ide_map_sg(ide_drive_t *, struct request *);
  1194. void ide_init_sg_cmd(ide_drive_t *, struct request *);
  1195. #define BAD_DMA_DRIVE 0
  1196. #define GOOD_DMA_DRIVE 1
  1197. struct drive_list_entry {
  1198. const char *id_model;
  1199. const char *id_firmware;
  1200. };
  1201. int ide_in_drive_list(u16 *, const struct drive_list_entry *);
  1202. #ifdef CONFIG_BLK_DEV_IDEDMA
  1203. int __ide_dma_bad_drive(ide_drive_t *);
  1204. int ide_id_dma_bug(ide_drive_t *);
  1205. u8 ide_find_dma_mode(ide_drive_t *, u8);
  1206. static inline u8 ide_max_dma_mode(ide_drive_t *drive)
  1207. {
  1208. return ide_find_dma_mode(drive, XFER_UDMA_6);
  1209. }
  1210. void ide_dma_off_quietly(ide_drive_t *);
  1211. void ide_dma_off(ide_drive_t *);
  1212. void ide_dma_on(ide_drive_t *);
  1213. int ide_set_dma(ide_drive_t *);
  1214. void ide_check_dma_crc(ide_drive_t *);
  1215. ide_startstop_t ide_dma_intr(ide_drive_t *);
  1216. int ide_build_sglist(ide_drive_t *, struct request *);
  1217. void ide_destroy_dmatable(ide_drive_t *);
  1218. #ifdef CONFIG_BLK_DEV_IDEDMA_SFF
  1219. extern int ide_build_dmatable(ide_drive_t *, struct request *);
  1220. int ide_allocate_dma_engine(ide_hwif_t *);
  1221. void ide_release_dma_engine(ide_hwif_t *);
  1222. void ide_dma_host_set(ide_drive_t *, int);
  1223. extern int ide_dma_setup(ide_drive_t *);
  1224. void ide_dma_exec_cmd(ide_drive_t *, u8);
  1225. extern void ide_dma_start(ide_drive_t *);
  1226. extern int __ide_dma_end(ide_drive_t *);
  1227. int ide_dma_test_irq(ide_drive_t *);
  1228. extern void ide_dma_lost_irq(ide_drive_t *);
  1229. extern void ide_dma_timeout(ide_drive_t *);
  1230. extern const struct ide_dma_ops sff_dma_ops;
  1231. #endif /* CONFIG_BLK_DEV_IDEDMA_SFF */
  1232. #else
  1233. static inline int ide_id_dma_bug(ide_drive_t *drive) { return 0; }
  1234. static inline u8 ide_find_dma_mode(ide_drive_t *drive, u8 speed) { return 0; }
  1235. static inline u8 ide_max_dma_mode(ide_drive_t *drive) { return 0; }
  1236. static inline void ide_dma_off_quietly(ide_drive_t *drive) { ; }
  1237. static inline void ide_dma_off(ide_drive_t *drive) { ; }
  1238. static inline void ide_dma_on(ide_drive_t *drive) { ; }
  1239. static inline void ide_dma_verbose(ide_drive_t *drive) { ; }
  1240. static inline int ide_set_dma(ide_drive_t *drive) { return 1; }
  1241. static inline void ide_check_dma_crc(ide_drive_t *drive) { ; }
  1242. #endif /* CONFIG_BLK_DEV_IDEDMA */
  1243. #ifndef CONFIG_BLK_DEV_IDEDMA_SFF
  1244. static inline void ide_release_dma_engine(ide_hwif_t *hwif) { ; }
  1245. #endif
  1246. #ifdef CONFIG_BLK_DEV_IDEACPI
  1247. extern int ide_acpi_exec_tfs(ide_drive_t *drive);
  1248. extern void ide_acpi_get_timing(ide_hwif_t *hwif);
  1249. extern void ide_acpi_push_timing(ide_hwif_t *hwif);
  1250. extern void ide_acpi_init(ide_hwif_t *hwif);
  1251. void ide_acpi_port_init_devices(ide_hwif_t *);
  1252. extern void ide_acpi_set_state(ide_hwif_t *hwif, int on);
  1253. #else
  1254. static inline int ide_acpi_exec_tfs(ide_drive_t *drive) { return 0; }
  1255. static inline void ide_acpi_get_timing(ide_hwif_t *hwif) { ; }
  1256. static inline void ide_acpi_push_timing(ide_hwif_t *hwif) { ; }
  1257. static inline void ide_acpi_init(ide_hwif_t *hwif) { ; }
  1258. static inline void ide_acpi_port_init_devices(ide_hwif_t *hwif) { ; }
  1259. static inline void ide_acpi_set_state(ide_hwif_t *hwif, int on) {}
  1260. #endif
  1261. void ide_remove_port_from_hwgroup(ide_hwif_t *);
  1262. void ide_unregister(ide_hwif_t *);
  1263. void ide_register_region(struct gendisk *);
  1264. void ide_unregister_region(struct gendisk *);
  1265. void ide_undecoded_slave(ide_drive_t *);
  1266. void ide_port_apply_params(ide_hwif_t *);
  1267. struct ide_host *ide_host_alloc_all(const struct ide_port_info *, hw_regs_t **);
  1268. struct ide_host *ide_host_alloc(const struct ide_port_info *, hw_regs_t **);
  1269. void ide_host_free(struct ide_host *);
  1270. int ide_host_register(struct ide_host *, const struct ide_port_info *,
  1271. hw_regs_t **);
  1272. int ide_host_add(const struct ide_port_info *, hw_regs_t **,
  1273. struct ide_host **);
  1274. void ide_host_remove(struct ide_host *);
  1275. int ide_legacy_device_add(const struct ide_port_info *, unsigned long);
  1276. void ide_port_unregister_devices(ide_hwif_t *);
  1277. void ide_port_scan(ide_hwif_t *);
  1278. static inline void *ide_get_hwifdata (ide_hwif_t * hwif)
  1279. {
  1280. return hwif->hwif_data;
  1281. }
  1282. static inline void ide_set_hwifdata (ide_hwif_t * hwif, void *data)
  1283. {
  1284. hwif->hwif_data = data;
  1285. }
  1286. const char *ide_xfer_verbose(u8 mode);
  1287. extern void ide_toggle_bounce(ide_drive_t *drive, int on);
  1288. extern int ide_set_xfer_rate(ide_drive_t *drive, u8 rate);
  1289. u64 ide_get_lba_addr(struct ide_taskfile *, int);
  1290. u8 ide_dump_status(ide_drive_t *, const char *, u8);
  1291. struct ide_timing {
  1292. u8 mode;
  1293. u8 setup; /* t1 */
  1294. u16 act8b; /* t2 for 8-bit io */
  1295. u16 rec8b; /* t2i for 8-bit io */
  1296. u16 cyc8b; /* t0 for 8-bit io */
  1297. u16 active; /* t2 or tD */
  1298. u16 recover; /* t2i or tK */
  1299. u16 cycle; /* t0 */
  1300. u16 udma; /* t2CYCTYP/2 */
  1301. };
  1302. enum {
  1303. IDE_TIMING_SETUP = (1 << 0),
  1304. IDE_TIMING_ACT8B = (1 << 1),
  1305. IDE_TIMING_REC8B = (1 << 2),
  1306. IDE_TIMING_CYC8B = (1 << 3),
  1307. IDE_TIMING_8BIT = IDE_TIMING_ACT8B | IDE_TIMING_REC8B |
  1308. IDE_TIMING_CYC8B,
  1309. IDE_TIMING_ACTIVE = (1 << 4),
  1310. IDE_TIMING_RECOVER = (1 << 5),
  1311. IDE_TIMING_CYCLE = (1 << 6),
  1312. IDE_TIMING_UDMA = (1 << 7),
  1313. IDE_TIMING_ALL = IDE_TIMING_SETUP | IDE_TIMING_8BIT |
  1314. IDE_TIMING_ACTIVE | IDE_TIMING_RECOVER |
  1315. IDE_TIMING_CYCLE | IDE_TIMING_UDMA,
  1316. };
  1317. struct ide_timing *ide_timing_find_mode(u8);
  1318. u16 ide_pio_cycle_time(ide_drive_t *, u8);
  1319. void ide_timing_merge(struct ide_timing *, struct ide_timing *,
  1320. struct ide_timing *, unsigned int);
  1321. int ide_timing_compute(ide_drive_t *, u8, struct ide_timing *, int, int);
  1322. int ide_scan_pio_blacklist(char *);
  1323. u8 ide_get_best_pio_mode(ide_drive_t *, u8, u8);
  1324. int ide_set_pio_mode(ide_drive_t *, u8);
  1325. int ide_set_dma_mode(ide_drive_t *, u8);
  1326. void ide_set_pio(ide_drive_t *, u8);
  1327. static inline void ide_set_max_pio(ide_drive_t *drive)
  1328. {
  1329. ide_set_pio(drive, 255);
  1330. }
  1331. extern spinlock_t ide_lock;
  1332. extern struct mutex ide_cfg_mtx;
  1333. /*
  1334. * Structure locking:
  1335. *
  1336. * ide_cfg_mtx and ide_lock together protect changes to
  1337. * ide_hwif_t->{next,hwgroup}
  1338. * ide_drive_t->next
  1339. *
  1340. * ide_hwgroup_t->busy: ide_lock
  1341. * ide_hwgroup_t->hwif: ide_lock
  1342. * ide_hwif_t->mate: constant, no locking
  1343. * ide_drive_t->hwif: constant, no locking
  1344. */
  1345. #define local_irq_set(flags) do { local_save_flags((flags)); local_irq_enable_in_hardirq(); } while (0)
  1346. extern struct bus_type ide_bus_type;
  1347. extern struct class *ide_port_class;
  1348. static inline void ide_dump_identify(u8 *id)
  1349. {
  1350. print_hex_dump(KERN_INFO, "", DUMP_PREFIX_NONE, 16, 2, id, 512, 0);
  1351. }
  1352. static inline int hwif_to_node(ide_hwif_t *hwif)
  1353. {
  1354. return hwif->dev ? dev_to_node(hwif->dev) : -1;
  1355. }
  1356. static inline ide_drive_t *ide_get_pair_dev(ide_drive_t *drive)
  1357. {
  1358. ide_drive_t *peer = &drive->hwif->drives[(drive->dn ^ 1) & 1];
  1359. return (peer->dev_flags & IDE_DFLAG_PRESENT) ? peer : NULL;
  1360. }
  1361. #endif /* _IDE_H */