io.h 8.7 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391
  1. /* Generic I/O port emulation, based on MN10300 code
  2. *
  3. * Copyright (C) 2007 Red Hat, Inc. All Rights Reserved.
  4. * Written by David Howells (dhowells@redhat.com)
  5. *
  6. * This program is free software; you can redistribute it and/or
  7. * modify it under the terms of the GNU General Public Licence
  8. * as published by the Free Software Foundation; either version
  9. * 2 of the Licence, or (at your option) any later version.
  10. */
  11. #ifndef __ASM_GENERIC_IO_H
  12. #define __ASM_GENERIC_IO_H
  13. #include <asm/page.h> /* I/O is all done through memory accesses */
  14. #include <asm/cacheflush.h>
  15. #include <linux/types.h>
  16. #ifdef CONFIG_GENERIC_IOMAP
  17. #include <asm-generic/iomap.h>
  18. #endif
  19. #include <asm-generic/pci_iomap.h>
  20. #ifndef mmiowb
  21. #define mmiowb() do {} while (0)
  22. #endif
  23. /*****************************************************************************/
  24. /*
  25. * readX/writeX() are used to access memory mapped devices. On some
  26. * architectures the memory mapped IO stuff needs to be accessed
  27. * differently. On the simple architectures, we just read/write the
  28. * memory location directly.
  29. */
  30. #ifndef __raw_readb
  31. static inline u8 __raw_readb(const volatile void __iomem *addr)
  32. {
  33. return *(const volatile u8 __force *) addr;
  34. }
  35. #endif
  36. #ifndef __raw_readw
  37. static inline u16 __raw_readw(const volatile void __iomem *addr)
  38. {
  39. return *(const volatile u16 __force *) addr;
  40. }
  41. #endif
  42. #ifndef __raw_readl
  43. static inline u32 __raw_readl(const volatile void __iomem *addr)
  44. {
  45. return *(const volatile u32 __force *) addr;
  46. }
  47. #endif
  48. #define readb __raw_readb
  49. #define readw(addr) __le16_to_cpu(__raw_readw(addr))
  50. #define readl(addr) __le32_to_cpu(__raw_readl(addr))
  51. #ifndef __raw_writeb
  52. static inline void __raw_writeb(u8 b, volatile void __iomem *addr)
  53. {
  54. *(volatile u8 __force *) addr = b;
  55. }
  56. #endif
  57. #ifndef __raw_writew
  58. static inline void __raw_writew(u16 b, volatile void __iomem *addr)
  59. {
  60. *(volatile u16 __force *) addr = b;
  61. }
  62. #endif
  63. #ifndef __raw_writel
  64. static inline void __raw_writel(u32 b, volatile void __iomem *addr)
  65. {
  66. *(volatile u32 __force *) addr = b;
  67. }
  68. #endif
  69. #define writeb __raw_writeb
  70. #define writew(b,addr) __raw_writew(__cpu_to_le16(b),addr)
  71. #define writel(b,addr) __raw_writel(__cpu_to_le32(b),addr)
  72. #ifdef CONFIG_64BIT
  73. #ifndef __raw_readq
  74. static inline u64 __raw_readq(const volatile void __iomem *addr)
  75. {
  76. return *(const volatile u64 __force *) addr;
  77. }
  78. #endif
  79. #define readq(addr) __le64_to_cpu(__raw_readq(addr))
  80. #ifndef __raw_writeq
  81. static inline void __raw_writeq(u64 b, volatile void __iomem *addr)
  82. {
  83. *(volatile u64 __force *) addr = b;
  84. }
  85. #endif
  86. #define writeq(b, addr) __raw_writeq(__cpu_to_le64(b), addr)
  87. #endif /* CONFIG_64BIT */
  88. #ifndef PCI_IOBASE
  89. #define PCI_IOBASE ((void __iomem *) 0)
  90. #endif
  91. /*****************************************************************************/
  92. /*
  93. * traditional input/output functions
  94. */
  95. static inline u8 inb(unsigned long addr)
  96. {
  97. return readb(addr + PCI_IOBASE);
  98. }
  99. static inline u16 inw(unsigned long addr)
  100. {
  101. return readw(addr + PCI_IOBASE);
  102. }
  103. static inline u32 inl(unsigned long addr)
  104. {
  105. return readl(addr + PCI_IOBASE);
  106. }
  107. static inline void outb(u8 b, unsigned long addr)
  108. {
  109. writeb(b, addr + PCI_IOBASE);
  110. }
  111. static inline void outw(u16 b, unsigned long addr)
  112. {
  113. writew(b, addr + PCI_IOBASE);
  114. }
  115. static inline void outl(u32 b, unsigned long addr)
  116. {
  117. writel(b, addr + PCI_IOBASE);
  118. }
  119. #define inb_p(addr) inb(addr)
  120. #define inw_p(addr) inw(addr)
  121. #define inl_p(addr) inl(addr)
  122. #define outb_p(x, addr) outb((x), (addr))
  123. #define outw_p(x, addr) outw((x), (addr))
  124. #define outl_p(x, addr) outl((x), (addr))
  125. #ifndef insb
  126. static inline void insb(unsigned long addr, void *buffer, int count)
  127. {
  128. if (count) {
  129. u8 *buf = buffer;
  130. do {
  131. u8 x = __raw_readb(addr + PCI_IOBASE);
  132. *buf++ = x;
  133. } while (--count);
  134. }
  135. }
  136. #endif
  137. #ifndef insw
  138. static inline void insw(unsigned long addr, void *buffer, int count)
  139. {
  140. if (count) {
  141. u16 *buf = buffer;
  142. do {
  143. u16 x = __raw_readw(addr + PCI_IOBASE);
  144. *buf++ = x;
  145. } while (--count);
  146. }
  147. }
  148. #endif
  149. #ifndef insl
  150. static inline void insl(unsigned long addr, void *buffer, int count)
  151. {
  152. if (count) {
  153. u32 *buf = buffer;
  154. do {
  155. u32 x = __raw_readl(addr + PCI_IOBASE);
  156. *buf++ = x;
  157. } while (--count);
  158. }
  159. }
  160. #endif
  161. #ifndef outsb
  162. static inline void outsb(unsigned long addr, const void *buffer, int count)
  163. {
  164. if (count) {
  165. const u8 *buf = buffer;
  166. do {
  167. __raw_writeb(*buf++, addr + PCI_IOBASE);
  168. } while (--count);
  169. }
  170. }
  171. #endif
  172. #ifndef outsw
  173. static inline void outsw(unsigned long addr, const void *buffer, int count)
  174. {
  175. if (count) {
  176. const u16 *buf = buffer;
  177. do {
  178. __raw_writew(*buf++, addr + PCI_IOBASE);
  179. } while (--count);
  180. }
  181. }
  182. #endif
  183. #ifndef outsl
  184. static inline void outsl(unsigned long addr, const void *buffer, int count)
  185. {
  186. if (count) {
  187. const u32 *buf = buffer;
  188. do {
  189. __raw_writel(*buf++, addr + PCI_IOBASE);
  190. } while (--count);
  191. }
  192. }
  193. #endif
  194. static inline void readsl(const void __iomem *addr, void *buf, int len)
  195. {
  196. insl(addr - PCI_IOBASE, buf, len);
  197. }
  198. static inline void readsw(const void __iomem *addr, void *buf, int len)
  199. {
  200. insw(addr - PCI_IOBASE, buf, len);
  201. }
  202. static inline void readsb(const void __iomem *addr, void *buf, int len)
  203. {
  204. insb(addr - PCI_IOBASE, buf, len);
  205. }
  206. static inline void writesl(const void __iomem *addr, const void *buf, int len)
  207. {
  208. outsl(addr - PCI_IOBASE, buf, len);
  209. }
  210. static inline void writesw(const void __iomem *addr, const void *buf, int len)
  211. {
  212. outsw(addr - PCI_IOBASE, buf, len);
  213. }
  214. static inline void writesb(const void __iomem *addr, const void *buf, int len)
  215. {
  216. outsb(addr - PCI_IOBASE, buf, len);
  217. }
  218. #ifndef CONFIG_GENERIC_IOMAP
  219. #define ioread8(addr) readb(addr)
  220. #define ioread16(addr) readw(addr)
  221. #define ioread16be(addr) be16_to_cpu(ioread16(addr))
  222. #define ioread32(addr) readl(addr)
  223. #define ioread32be(addr) be32_to_cpu(ioread32(addr))
  224. #define iowrite8(v, addr) writeb((v), (addr))
  225. #define iowrite16(v, addr) writew((v), (addr))
  226. #define iowrite16be(v, addr) iowrite16(be16_to_cpu(v), (addr))
  227. #define iowrite32(v, addr) writel((v), (addr))
  228. #define iowrite32be(v, addr) iowrite32(be32_to_cpu(v), (addr))
  229. #define ioread8_rep(p, dst, count) \
  230. insb((unsigned long) (p), (dst), (count))
  231. #define ioread16_rep(p, dst, count) \
  232. insw((unsigned long) (p), (dst), (count))
  233. #define ioread32_rep(p, dst, count) \
  234. insl((unsigned long) (p), (dst), (count))
  235. #define iowrite8_rep(p, src, count) \
  236. outsb((unsigned long) (p), (src), (count))
  237. #define iowrite16_rep(p, src, count) \
  238. outsw((unsigned long) (p), (src), (count))
  239. #define iowrite32_rep(p, src, count) \
  240. outsl((unsigned long) (p), (src), (count))
  241. #endif /* CONFIG_GENERIC_IOMAP */
  242. #ifndef IO_SPACE_LIMIT
  243. #define IO_SPACE_LIMIT 0xffff
  244. #endif
  245. #ifdef __KERNEL__
  246. #include <linux/vmalloc.h>
  247. #define __io_virt(x) ((void __force *) (x))
  248. #ifndef CONFIG_GENERIC_IOMAP
  249. struct pci_dev;
  250. extern void __iomem *pci_iomap(struct pci_dev *dev, int bar, unsigned long max);
  251. #ifndef pci_iounmap
  252. static inline void pci_iounmap(struct pci_dev *dev, void __iomem *p)
  253. {
  254. }
  255. #endif
  256. #endif /* CONFIG_GENERIC_IOMAP */
  257. /*
  258. * Change virtual addresses to physical addresses and vv.
  259. * These are pretty trivial
  260. */
  261. #ifndef virt_to_phys
  262. static inline unsigned long virt_to_phys(volatile void *address)
  263. {
  264. return __pa((unsigned long)address);
  265. }
  266. static inline void *phys_to_virt(unsigned long address)
  267. {
  268. return __va(address);
  269. }
  270. #endif
  271. /*
  272. * Change "struct page" to physical address.
  273. *
  274. * This implementation is for the no-MMU case only... if you have an MMU
  275. * you'll need to provide your own definitions.
  276. */
  277. #ifndef CONFIG_MMU
  278. static inline void __iomem *ioremap(phys_addr_t offset, unsigned long size)
  279. {
  280. return (void __iomem*) (unsigned long)offset;
  281. }
  282. #define __ioremap(offset, size, flags) ioremap(offset, size)
  283. #ifndef ioremap_nocache
  284. #define ioremap_nocache ioremap
  285. #endif
  286. #ifndef ioremap_wc
  287. #define ioremap_wc ioremap_nocache
  288. #endif
  289. static inline void iounmap(void __iomem *addr)
  290. {
  291. }
  292. #endif /* CONFIG_MMU */
  293. #ifdef CONFIG_HAS_IOPORT
  294. #ifndef CONFIG_GENERIC_IOMAP
  295. static inline void __iomem *ioport_map(unsigned long port, unsigned int nr)
  296. {
  297. return (void __iomem *) port;
  298. }
  299. static inline void ioport_unmap(void __iomem *p)
  300. {
  301. }
  302. #else /* CONFIG_GENERIC_IOMAP */
  303. extern void __iomem *ioport_map(unsigned long port, unsigned int nr);
  304. extern void ioport_unmap(void __iomem *p);
  305. #endif /* CONFIG_GENERIC_IOMAP */
  306. #endif /* CONFIG_HAS_IOPORT */
  307. #define xlate_dev_kmem_ptr(p) p
  308. #define xlate_dev_mem_ptr(p) __va(p)
  309. #ifndef virt_to_bus
  310. static inline unsigned long virt_to_bus(volatile void *address)
  311. {
  312. return ((unsigned long) address);
  313. }
  314. static inline void *bus_to_virt(unsigned long address)
  315. {
  316. return (void *) address;
  317. }
  318. #endif
  319. #ifndef memset_io
  320. #define memset_io(a, b, c) memset(__io_virt(a), (b), (c))
  321. #endif
  322. #ifndef memcpy_fromio
  323. #define memcpy_fromio(a, b, c) memcpy((a), __io_virt(b), (c))
  324. #endif
  325. #ifndef memcpy_toio
  326. #define memcpy_toio(a, b, c) memcpy(__io_virt(a), (b), (c))
  327. #endif
  328. #endif /* __KERNEL__ */
  329. #endif /* __ASM_GENERIC_IO_H */