exynos_drm_g2d.c 30 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677787980818283848586878889909192939495969798991001011021031041051061071081091101111121131141151161171181191201211221231241251261271281291301311321331341351361371381391401411421431441451461471481491501511521531541551561571581591601611621631641651661671681691701711721731741751761771781791801811821831841851861871881891901911921931941951961971981992002012022032042052062072082092102112122132142152162172182192202212222232242252262272282292302312322332342352362372382392402412422432442452462472482492502512522532542552562572582592602612622632642652662672682692702712722732742752762772782792802812822832842852862872882892902912922932942952962972982993003013023033043053063073083093103113123133143153163173183193203213223233243253263273283293303313323333343353363373383393403413423433443453463473483493503513523533543553563573583593603613623633643653663673683693703713723733743753763773783793803813823833843853863873883893903913923933943953963973983994004014024034044054064074084094104114124134144154164174184194204214224234244254264274284294304314324334344354364374384394404414424434444454464474484494504514524534544554564574584594604614624634644654664674684694704714724734744754764774784794804814824834844854864874884894904914924934944954964974984995005015025035045055065075085095105115125135145155165175185195205215225235245255265275285295305315325335345355365375385395405415425435445455465475485495505515525535545555565575585595605615625635645655665675685695705715725735745755765775785795805815825835845855865875885895905915925935945955965975985996006016026036046056066076086096106116126136146156166176186196206216226236246256266276286296306316326336346356366376386396406416426436446456466476486496506516526536546556566576586596606616626636646656666676686696706716726736746756766776786796806816826836846856866876886896906916926936946956966976986997007017027037047057067077087097107117127137147157167177187197207217227237247257267277287297307317327337347357367377387397407417427437447457467477487497507517527537547557567577587597607617627637647657667677687697707717727737747757767777787797807817827837847857867877887897907917927937947957967977987998008018028038048058068078088098108118128138148158168178188198208218228238248258268278288298308318328338348358368378388398408418428438448458468478488498508518528538548558568578588598608618628638648658668678688698708718728738748758768778788798808818828838848858868878888898908918928938948958968978988999009019029039049059069079089099109119129139149159169179189199209219229239249259269279289299309319329339349359369379389399409419429439449459469479489499509519529539549559569579589599609619629639649659669679689699709719729739749759769779789799809819829839849859869879889899909919929939949959969979989991000100110021003100410051006100710081009101010111012101310141015101610171018101910201021102210231024102510261027102810291030103110321033103410351036103710381039104010411042104310441045104610471048104910501051105210531054105510561057105810591060106110621063106410651066106710681069107010711072107310741075107610771078107910801081108210831084108510861087108810891090109110921093109410951096109710981099110011011102110311041105110611071108110911101111111211131114111511161117111811191120112111221123112411251126112711281129113011311132113311341135113611371138113911401141114211431144114511461147114811491150115111521153115411551156115711581159116011611162116311641165116611671168116911701171117211731174117511761177117811791180118111821183118411851186118711881189119011911192119311941195119611971198119912001201120212031204120512061207120812091210121112121213121412151216121712181219122012211222122312241225122612271228122912301231123212331234123512361237123812391240124112421243124412451246124712481249125012511252125312541255125612571258125912601261
  1. /*
  2. * Copyright (C) 2012 Samsung Electronics Co.Ltd
  3. * Authors: Joonyoung Shim <jy0922.shim@samsung.com>
  4. *
  5. * This program is free software; you can redistribute it and/or modify
  6. * it under the terms of the GNU General Public License version 2 as
  7. * published by the Free Software Foundationr
  8. */
  9. #include <linux/kernel.h>
  10. #include <linux/module.h>
  11. #include <linux/clk.h>
  12. #include <linux/err.h>
  13. #include <linux/interrupt.h>
  14. #include <linux/io.h>
  15. #include <linux/platform_device.h>
  16. #include <linux/pm_runtime.h>
  17. #include <linux/slab.h>
  18. #include <linux/workqueue.h>
  19. #include <linux/dma-mapping.h>
  20. #include <linux/dma-attrs.h>
  21. #include <linux/of.h>
  22. #include <drm/drmP.h>
  23. #include <drm/exynos_drm.h>
  24. #include "exynos_drm_drv.h"
  25. #include "exynos_drm_gem.h"
  26. #include "exynos_drm_iommu.h"
  27. #define G2D_HW_MAJOR_VER 4
  28. #define G2D_HW_MINOR_VER 1
  29. /* vaild register range set from user: 0x0104 ~ 0x0880 */
  30. #define G2D_VALID_START 0x0104
  31. #define G2D_VALID_END 0x0880
  32. /* general registers */
  33. #define G2D_SOFT_RESET 0x0000
  34. #define G2D_INTEN 0x0004
  35. #define G2D_INTC_PEND 0x000C
  36. #define G2D_DMA_SFR_BASE_ADDR 0x0080
  37. #define G2D_DMA_COMMAND 0x0084
  38. #define G2D_DMA_STATUS 0x008C
  39. #define G2D_DMA_HOLD_CMD 0x0090
  40. /* command registers */
  41. #define G2D_BITBLT_START 0x0100
  42. /* registers for base address */
  43. #define G2D_SRC_BASE_ADDR 0x0304
  44. #define G2D_SRC_PLANE2_BASE_ADDR 0x0318
  45. #define G2D_DST_BASE_ADDR 0x0404
  46. #define G2D_DST_PLANE2_BASE_ADDR 0x0418
  47. #define G2D_PAT_BASE_ADDR 0x0500
  48. #define G2D_MSK_BASE_ADDR 0x0520
  49. /* G2D_SOFT_RESET */
  50. #define G2D_SFRCLEAR (1 << 1)
  51. #define G2D_R (1 << 0)
  52. /* G2D_INTEN */
  53. #define G2D_INTEN_ACF (1 << 3)
  54. #define G2D_INTEN_UCF (1 << 2)
  55. #define G2D_INTEN_GCF (1 << 1)
  56. #define G2D_INTEN_SCF (1 << 0)
  57. /* G2D_INTC_PEND */
  58. #define G2D_INTP_ACMD_FIN (1 << 3)
  59. #define G2D_INTP_UCMD_FIN (1 << 2)
  60. #define G2D_INTP_GCMD_FIN (1 << 1)
  61. #define G2D_INTP_SCMD_FIN (1 << 0)
  62. /* G2D_DMA_COMMAND */
  63. #define G2D_DMA_HALT (1 << 2)
  64. #define G2D_DMA_CONTINUE (1 << 1)
  65. #define G2D_DMA_START (1 << 0)
  66. /* G2D_DMA_STATUS */
  67. #define G2D_DMA_LIST_DONE_COUNT (0xFF << 17)
  68. #define G2D_DMA_BITBLT_DONE_COUNT (0xFFFF << 1)
  69. #define G2D_DMA_DONE (1 << 0)
  70. #define G2D_DMA_LIST_DONE_COUNT_OFFSET 17
  71. /* G2D_DMA_HOLD_CMD */
  72. #define G2D_USET_HOLD (1 << 2)
  73. #define G2D_LIST_HOLD (1 << 1)
  74. #define G2D_BITBLT_HOLD (1 << 0)
  75. /* G2D_BITBLT_START */
  76. #define G2D_START_CASESEL (1 << 2)
  77. #define G2D_START_NHOLT (1 << 1)
  78. #define G2D_START_BITBLT (1 << 0)
  79. #define G2D_CMDLIST_SIZE (PAGE_SIZE / 4)
  80. #define G2D_CMDLIST_NUM 64
  81. #define G2D_CMDLIST_POOL_SIZE (G2D_CMDLIST_SIZE * G2D_CMDLIST_NUM)
  82. #define G2D_CMDLIST_DATA_NUM (G2D_CMDLIST_SIZE / sizeof(u32) - 2)
  83. #define MAX_BUF_ADDR_NR 6
  84. /* maximum buffer pool size of userptr is 64MB as default */
  85. #define MAX_POOL (64 * 1024 * 1024)
  86. enum {
  87. BUF_TYPE_GEM = 1,
  88. BUF_TYPE_USERPTR,
  89. };
  90. /* cmdlist data structure */
  91. struct g2d_cmdlist {
  92. u32 head;
  93. unsigned long data[G2D_CMDLIST_DATA_NUM];
  94. u32 last; /* last data offset */
  95. };
  96. struct drm_exynos_pending_g2d_event {
  97. struct drm_pending_event base;
  98. struct drm_exynos_g2d_event event;
  99. };
  100. struct g2d_cmdlist_userptr {
  101. struct list_head list;
  102. dma_addr_t dma_addr;
  103. unsigned long userptr;
  104. unsigned long size;
  105. struct page **pages;
  106. unsigned int npages;
  107. struct sg_table *sgt;
  108. struct vm_area_struct *vma;
  109. atomic_t refcount;
  110. bool in_pool;
  111. bool out_of_list;
  112. };
  113. struct g2d_cmdlist_node {
  114. struct list_head list;
  115. struct g2d_cmdlist *cmdlist;
  116. unsigned int map_nr;
  117. unsigned long handles[MAX_BUF_ADDR_NR];
  118. unsigned int obj_type[MAX_BUF_ADDR_NR];
  119. dma_addr_t dma_addr;
  120. struct drm_exynos_pending_g2d_event *event;
  121. };
  122. struct g2d_runqueue_node {
  123. struct list_head list;
  124. struct list_head run_cmdlist;
  125. struct list_head event_list;
  126. struct drm_file *filp;
  127. pid_t pid;
  128. struct completion complete;
  129. int async;
  130. };
  131. struct g2d_data {
  132. struct device *dev;
  133. struct clk *gate_clk;
  134. void __iomem *regs;
  135. int irq;
  136. struct workqueue_struct *g2d_workq;
  137. struct work_struct runqueue_work;
  138. struct exynos_drm_subdrv subdrv;
  139. bool suspended;
  140. /* cmdlist */
  141. struct g2d_cmdlist_node *cmdlist_node;
  142. struct list_head free_cmdlist;
  143. struct mutex cmdlist_mutex;
  144. dma_addr_t cmdlist_pool;
  145. void *cmdlist_pool_virt;
  146. struct dma_attrs cmdlist_dma_attrs;
  147. /* runqueue*/
  148. struct g2d_runqueue_node *runqueue_node;
  149. struct list_head runqueue;
  150. struct mutex runqueue_mutex;
  151. struct kmem_cache *runqueue_slab;
  152. unsigned long current_pool;
  153. unsigned long max_pool;
  154. };
  155. static int g2d_init_cmdlist(struct g2d_data *g2d)
  156. {
  157. struct device *dev = g2d->dev;
  158. struct g2d_cmdlist_node *node = g2d->cmdlist_node;
  159. struct exynos_drm_subdrv *subdrv = &g2d->subdrv;
  160. int nr;
  161. int ret;
  162. init_dma_attrs(&g2d->cmdlist_dma_attrs);
  163. dma_set_attr(DMA_ATTR_WRITE_COMBINE, &g2d->cmdlist_dma_attrs);
  164. g2d->cmdlist_pool_virt = dma_alloc_attrs(subdrv->drm_dev->dev,
  165. G2D_CMDLIST_POOL_SIZE,
  166. &g2d->cmdlist_pool, GFP_KERNEL,
  167. &g2d->cmdlist_dma_attrs);
  168. if (!g2d->cmdlist_pool_virt) {
  169. dev_err(dev, "failed to allocate dma memory\n");
  170. return -ENOMEM;
  171. }
  172. node = kcalloc(G2D_CMDLIST_NUM, sizeof(*node), GFP_KERNEL);
  173. if (!node) {
  174. dev_err(dev, "failed to allocate memory\n");
  175. ret = -ENOMEM;
  176. goto err;
  177. }
  178. for (nr = 0; nr < G2D_CMDLIST_NUM; nr++) {
  179. node[nr].cmdlist =
  180. g2d->cmdlist_pool_virt + nr * G2D_CMDLIST_SIZE;
  181. node[nr].dma_addr =
  182. g2d->cmdlist_pool + nr * G2D_CMDLIST_SIZE;
  183. list_add_tail(&node[nr].list, &g2d->free_cmdlist);
  184. }
  185. return 0;
  186. err:
  187. dma_free_attrs(subdrv->drm_dev->dev, G2D_CMDLIST_POOL_SIZE,
  188. g2d->cmdlist_pool_virt,
  189. g2d->cmdlist_pool, &g2d->cmdlist_dma_attrs);
  190. return ret;
  191. }
  192. static void g2d_fini_cmdlist(struct g2d_data *g2d)
  193. {
  194. struct exynos_drm_subdrv *subdrv = &g2d->subdrv;
  195. kfree(g2d->cmdlist_node);
  196. dma_free_attrs(subdrv->drm_dev->dev, G2D_CMDLIST_POOL_SIZE,
  197. g2d->cmdlist_pool_virt,
  198. g2d->cmdlist_pool, &g2d->cmdlist_dma_attrs);
  199. }
  200. static struct g2d_cmdlist_node *g2d_get_cmdlist(struct g2d_data *g2d)
  201. {
  202. struct device *dev = g2d->dev;
  203. struct g2d_cmdlist_node *node;
  204. mutex_lock(&g2d->cmdlist_mutex);
  205. if (list_empty(&g2d->free_cmdlist)) {
  206. dev_err(dev, "there is no free cmdlist\n");
  207. mutex_unlock(&g2d->cmdlist_mutex);
  208. return NULL;
  209. }
  210. node = list_first_entry(&g2d->free_cmdlist, struct g2d_cmdlist_node,
  211. list);
  212. list_del_init(&node->list);
  213. mutex_unlock(&g2d->cmdlist_mutex);
  214. return node;
  215. }
  216. static void g2d_put_cmdlist(struct g2d_data *g2d, struct g2d_cmdlist_node *node)
  217. {
  218. mutex_lock(&g2d->cmdlist_mutex);
  219. list_move_tail(&node->list, &g2d->free_cmdlist);
  220. mutex_unlock(&g2d->cmdlist_mutex);
  221. }
  222. static void g2d_add_cmdlist_to_inuse(struct exynos_drm_g2d_private *g2d_priv,
  223. struct g2d_cmdlist_node *node)
  224. {
  225. struct g2d_cmdlist_node *lnode;
  226. if (list_empty(&g2d_priv->inuse_cmdlist))
  227. goto add_to_list;
  228. /* this links to base address of new cmdlist */
  229. lnode = list_entry(g2d_priv->inuse_cmdlist.prev,
  230. struct g2d_cmdlist_node, list);
  231. lnode->cmdlist->data[lnode->cmdlist->last] = node->dma_addr;
  232. add_to_list:
  233. list_add_tail(&node->list, &g2d_priv->inuse_cmdlist);
  234. if (node->event)
  235. list_add_tail(&node->event->base.link, &g2d_priv->event_list);
  236. }
  237. static void g2d_userptr_put_dma_addr(struct drm_device *drm_dev,
  238. unsigned long obj,
  239. bool force)
  240. {
  241. struct g2d_cmdlist_userptr *g2d_userptr =
  242. (struct g2d_cmdlist_userptr *)obj;
  243. if (!obj)
  244. return;
  245. if (force)
  246. goto out;
  247. atomic_dec(&g2d_userptr->refcount);
  248. if (atomic_read(&g2d_userptr->refcount) > 0)
  249. return;
  250. if (g2d_userptr->in_pool)
  251. return;
  252. out:
  253. exynos_gem_unmap_sgt_from_dma(drm_dev, g2d_userptr->sgt,
  254. DMA_BIDIRECTIONAL);
  255. exynos_gem_put_pages_to_userptr(g2d_userptr->pages,
  256. g2d_userptr->npages,
  257. g2d_userptr->vma);
  258. if (!g2d_userptr->out_of_list)
  259. list_del_init(&g2d_userptr->list);
  260. sg_free_table(g2d_userptr->sgt);
  261. kfree(g2d_userptr->sgt);
  262. g2d_userptr->sgt = NULL;
  263. kfree(g2d_userptr->pages);
  264. g2d_userptr->pages = NULL;
  265. kfree(g2d_userptr);
  266. g2d_userptr = NULL;
  267. }
  268. static dma_addr_t *g2d_userptr_get_dma_addr(struct drm_device *drm_dev,
  269. unsigned long userptr,
  270. unsigned long size,
  271. struct drm_file *filp,
  272. unsigned long *obj)
  273. {
  274. struct drm_exynos_file_private *file_priv = filp->driver_priv;
  275. struct exynos_drm_g2d_private *g2d_priv = file_priv->g2d_priv;
  276. struct g2d_cmdlist_userptr *g2d_userptr;
  277. struct g2d_data *g2d;
  278. struct page **pages;
  279. struct sg_table *sgt;
  280. struct vm_area_struct *vma;
  281. unsigned long start, end;
  282. unsigned int npages, offset;
  283. int ret;
  284. if (!size) {
  285. DRM_ERROR("invalid userptr size.\n");
  286. return ERR_PTR(-EINVAL);
  287. }
  288. g2d = dev_get_drvdata(g2d_priv->dev);
  289. /* check if userptr already exists in userptr_list. */
  290. list_for_each_entry(g2d_userptr, &g2d_priv->userptr_list, list) {
  291. if (g2d_userptr->userptr == userptr) {
  292. /*
  293. * also check size because there could be same address
  294. * and different size.
  295. */
  296. if (g2d_userptr->size == size) {
  297. atomic_inc(&g2d_userptr->refcount);
  298. *obj = (unsigned long)g2d_userptr;
  299. return &g2d_userptr->dma_addr;
  300. }
  301. /*
  302. * at this moment, maybe g2d dma is accessing this
  303. * g2d_userptr memory region so just remove this
  304. * g2d_userptr object from userptr_list not to be
  305. * referred again and also except it the userptr
  306. * pool to be released after the dma access completion.
  307. */
  308. g2d_userptr->out_of_list = true;
  309. g2d_userptr->in_pool = false;
  310. list_del_init(&g2d_userptr->list);
  311. break;
  312. }
  313. }
  314. g2d_userptr = kzalloc(sizeof(*g2d_userptr), GFP_KERNEL);
  315. if (!g2d_userptr) {
  316. DRM_ERROR("failed to allocate g2d_userptr.\n");
  317. return ERR_PTR(-ENOMEM);
  318. }
  319. atomic_set(&g2d_userptr->refcount, 1);
  320. start = userptr & PAGE_MASK;
  321. offset = userptr & ~PAGE_MASK;
  322. end = PAGE_ALIGN(userptr + size);
  323. npages = (end - start) >> PAGE_SHIFT;
  324. g2d_userptr->npages = npages;
  325. pages = kzalloc(npages * sizeof(struct page *), GFP_KERNEL);
  326. if (!pages) {
  327. DRM_ERROR("failed to allocate pages.\n");
  328. kfree(g2d_userptr);
  329. return ERR_PTR(-ENOMEM);
  330. }
  331. vma = find_vma(current->mm, userptr);
  332. if (!vma) {
  333. DRM_ERROR("failed to get vm region.\n");
  334. ret = -EFAULT;
  335. goto err_free_pages;
  336. }
  337. if (vma->vm_end < userptr + size) {
  338. DRM_ERROR("vma is too small.\n");
  339. ret = -EFAULT;
  340. goto err_free_pages;
  341. }
  342. g2d_userptr->vma = exynos_gem_get_vma(vma);
  343. if (!g2d_userptr->vma) {
  344. DRM_ERROR("failed to copy vma.\n");
  345. ret = -ENOMEM;
  346. goto err_free_pages;
  347. }
  348. g2d_userptr->size = size;
  349. ret = exynos_gem_get_pages_from_userptr(start & PAGE_MASK,
  350. npages, pages, vma);
  351. if (ret < 0) {
  352. DRM_ERROR("failed to get user pages from userptr.\n");
  353. goto err_put_vma;
  354. }
  355. g2d_userptr->pages = pages;
  356. sgt = kzalloc(sizeof(*sgt), GFP_KERNEL);
  357. if (!sgt) {
  358. DRM_ERROR("failed to allocate sg table.\n");
  359. ret = -ENOMEM;
  360. goto err_free_userptr;
  361. }
  362. ret = sg_alloc_table_from_pages(sgt, pages, npages, offset,
  363. size, GFP_KERNEL);
  364. if (ret < 0) {
  365. DRM_ERROR("failed to get sgt from pages.\n");
  366. goto err_free_sgt;
  367. }
  368. g2d_userptr->sgt = sgt;
  369. ret = exynos_gem_map_sgt_with_dma(drm_dev, g2d_userptr->sgt,
  370. DMA_BIDIRECTIONAL);
  371. if (ret < 0) {
  372. DRM_ERROR("failed to map sgt with dma region.\n");
  373. goto err_free_sgt;
  374. }
  375. g2d_userptr->dma_addr = sgt->sgl[0].dma_address;
  376. g2d_userptr->userptr = userptr;
  377. list_add_tail(&g2d_userptr->list, &g2d_priv->userptr_list);
  378. if (g2d->current_pool + (npages << PAGE_SHIFT) < g2d->max_pool) {
  379. g2d->current_pool += npages << PAGE_SHIFT;
  380. g2d_userptr->in_pool = true;
  381. }
  382. *obj = (unsigned long)g2d_userptr;
  383. return &g2d_userptr->dma_addr;
  384. err_free_sgt:
  385. sg_free_table(sgt);
  386. kfree(sgt);
  387. sgt = NULL;
  388. err_free_userptr:
  389. exynos_gem_put_pages_to_userptr(g2d_userptr->pages,
  390. g2d_userptr->npages,
  391. g2d_userptr->vma);
  392. err_put_vma:
  393. exynos_gem_put_vma(g2d_userptr->vma);
  394. err_free_pages:
  395. kfree(pages);
  396. kfree(g2d_userptr);
  397. pages = NULL;
  398. g2d_userptr = NULL;
  399. return ERR_PTR(ret);
  400. }
  401. static void g2d_userptr_free_all(struct drm_device *drm_dev,
  402. struct g2d_data *g2d,
  403. struct drm_file *filp)
  404. {
  405. struct drm_exynos_file_private *file_priv = filp->driver_priv;
  406. struct exynos_drm_g2d_private *g2d_priv = file_priv->g2d_priv;
  407. struct g2d_cmdlist_userptr *g2d_userptr, *n;
  408. list_for_each_entry_safe(g2d_userptr, n, &g2d_priv->userptr_list, list)
  409. if (g2d_userptr->in_pool)
  410. g2d_userptr_put_dma_addr(drm_dev,
  411. (unsigned long)g2d_userptr,
  412. true);
  413. g2d->current_pool = 0;
  414. }
  415. static int g2d_map_cmdlist_gem(struct g2d_data *g2d,
  416. struct g2d_cmdlist_node *node,
  417. struct drm_device *drm_dev,
  418. struct drm_file *file)
  419. {
  420. struct g2d_cmdlist *cmdlist = node->cmdlist;
  421. int offset;
  422. int i;
  423. for (i = 0; i < node->map_nr; i++) {
  424. unsigned long handle;
  425. dma_addr_t *addr;
  426. offset = cmdlist->last - (i * 2 + 1);
  427. handle = cmdlist->data[offset];
  428. if (node->obj_type[i] == BUF_TYPE_GEM) {
  429. addr = exynos_drm_gem_get_dma_addr(drm_dev, handle,
  430. file);
  431. if (IS_ERR(addr)) {
  432. node->map_nr = i;
  433. return -EFAULT;
  434. }
  435. } else {
  436. struct drm_exynos_g2d_userptr g2d_userptr;
  437. if (copy_from_user(&g2d_userptr, (void __user *)handle,
  438. sizeof(struct drm_exynos_g2d_userptr))) {
  439. node->map_nr = i;
  440. return -EFAULT;
  441. }
  442. addr = g2d_userptr_get_dma_addr(drm_dev,
  443. g2d_userptr.userptr,
  444. g2d_userptr.size,
  445. file,
  446. &handle);
  447. if (IS_ERR(addr)) {
  448. node->map_nr = i;
  449. return -EFAULT;
  450. }
  451. }
  452. cmdlist->data[offset] = *addr;
  453. node->handles[i] = handle;
  454. }
  455. return 0;
  456. }
  457. static void g2d_unmap_cmdlist_gem(struct g2d_data *g2d,
  458. struct g2d_cmdlist_node *node,
  459. struct drm_file *filp)
  460. {
  461. struct exynos_drm_subdrv *subdrv = &g2d->subdrv;
  462. int i;
  463. for (i = 0; i < node->map_nr; i++) {
  464. unsigned long handle = node->handles[i];
  465. if (node->obj_type[i] == BUF_TYPE_GEM)
  466. exynos_drm_gem_put_dma_addr(subdrv->drm_dev, handle,
  467. filp);
  468. else
  469. g2d_userptr_put_dma_addr(subdrv->drm_dev, handle,
  470. false);
  471. node->handles[i] = 0;
  472. }
  473. node->map_nr = 0;
  474. }
  475. static void g2d_dma_start(struct g2d_data *g2d,
  476. struct g2d_runqueue_node *runqueue_node)
  477. {
  478. struct g2d_cmdlist_node *node =
  479. list_first_entry(&runqueue_node->run_cmdlist,
  480. struct g2d_cmdlist_node, list);
  481. pm_runtime_get_sync(g2d->dev);
  482. clk_enable(g2d->gate_clk);
  483. /* interrupt enable */
  484. writel_relaxed(G2D_INTEN_ACF | G2D_INTEN_UCF | G2D_INTEN_GCF,
  485. g2d->regs + G2D_INTEN);
  486. writel_relaxed(node->dma_addr, g2d->regs + G2D_DMA_SFR_BASE_ADDR);
  487. writel_relaxed(G2D_DMA_START, g2d->regs + G2D_DMA_COMMAND);
  488. }
  489. static struct g2d_runqueue_node *g2d_get_runqueue_node(struct g2d_data *g2d)
  490. {
  491. struct g2d_runqueue_node *runqueue_node;
  492. if (list_empty(&g2d->runqueue))
  493. return NULL;
  494. runqueue_node = list_first_entry(&g2d->runqueue,
  495. struct g2d_runqueue_node, list);
  496. list_del_init(&runqueue_node->list);
  497. return runqueue_node;
  498. }
  499. static void g2d_free_runqueue_node(struct g2d_data *g2d,
  500. struct g2d_runqueue_node *runqueue_node)
  501. {
  502. struct g2d_cmdlist_node *node;
  503. if (!runqueue_node)
  504. return;
  505. mutex_lock(&g2d->cmdlist_mutex);
  506. /*
  507. * commands in run_cmdlist have been completed so unmap all gem
  508. * objects in each command node so that they are unreferenced.
  509. */
  510. list_for_each_entry(node, &runqueue_node->run_cmdlist, list)
  511. g2d_unmap_cmdlist_gem(g2d, node, runqueue_node->filp);
  512. list_splice_tail_init(&runqueue_node->run_cmdlist, &g2d->free_cmdlist);
  513. mutex_unlock(&g2d->cmdlist_mutex);
  514. kmem_cache_free(g2d->runqueue_slab, runqueue_node);
  515. }
  516. static void g2d_exec_runqueue(struct g2d_data *g2d)
  517. {
  518. g2d->runqueue_node = g2d_get_runqueue_node(g2d);
  519. if (g2d->runqueue_node)
  520. g2d_dma_start(g2d, g2d->runqueue_node);
  521. }
  522. static void g2d_runqueue_worker(struct work_struct *work)
  523. {
  524. struct g2d_data *g2d = container_of(work, struct g2d_data,
  525. runqueue_work);
  526. mutex_lock(&g2d->runqueue_mutex);
  527. clk_disable(g2d->gate_clk);
  528. pm_runtime_put_sync(g2d->dev);
  529. complete(&g2d->runqueue_node->complete);
  530. if (g2d->runqueue_node->async)
  531. g2d_free_runqueue_node(g2d, g2d->runqueue_node);
  532. if (g2d->suspended)
  533. g2d->runqueue_node = NULL;
  534. else
  535. g2d_exec_runqueue(g2d);
  536. mutex_unlock(&g2d->runqueue_mutex);
  537. }
  538. static void g2d_finish_event(struct g2d_data *g2d, u32 cmdlist_no)
  539. {
  540. struct drm_device *drm_dev = g2d->subdrv.drm_dev;
  541. struct g2d_runqueue_node *runqueue_node = g2d->runqueue_node;
  542. struct drm_exynos_pending_g2d_event *e;
  543. struct timeval now;
  544. unsigned long flags;
  545. if (list_empty(&runqueue_node->event_list))
  546. return;
  547. e = list_first_entry(&runqueue_node->event_list,
  548. struct drm_exynos_pending_g2d_event, base.link);
  549. do_gettimeofday(&now);
  550. e->event.tv_sec = now.tv_sec;
  551. e->event.tv_usec = now.tv_usec;
  552. e->event.cmdlist_no = cmdlist_no;
  553. spin_lock_irqsave(&drm_dev->event_lock, flags);
  554. list_move_tail(&e->base.link, &e->base.file_priv->event_list);
  555. wake_up_interruptible(&e->base.file_priv->event_wait);
  556. spin_unlock_irqrestore(&drm_dev->event_lock, flags);
  557. }
  558. static irqreturn_t g2d_irq_handler(int irq, void *dev_id)
  559. {
  560. struct g2d_data *g2d = dev_id;
  561. u32 pending;
  562. pending = readl_relaxed(g2d->regs + G2D_INTC_PEND);
  563. if (pending)
  564. writel_relaxed(pending, g2d->regs + G2D_INTC_PEND);
  565. if (pending & G2D_INTP_GCMD_FIN) {
  566. u32 cmdlist_no = readl_relaxed(g2d->regs + G2D_DMA_STATUS);
  567. cmdlist_no = (cmdlist_no & G2D_DMA_LIST_DONE_COUNT) >>
  568. G2D_DMA_LIST_DONE_COUNT_OFFSET;
  569. g2d_finish_event(g2d, cmdlist_no);
  570. writel_relaxed(0, g2d->regs + G2D_DMA_HOLD_CMD);
  571. if (!(pending & G2D_INTP_ACMD_FIN)) {
  572. writel_relaxed(G2D_DMA_CONTINUE,
  573. g2d->regs + G2D_DMA_COMMAND);
  574. }
  575. }
  576. if (pending & G2D_INTP_ACMD_FIN)
  577. queue_work(g2d->g2d_workq, &g2d->runqueue_work);
  578. return IRQ_HANDLED;
  579. }
  580. static int g2d_check_reg_offset(struct device *dev,
  581. struct g2d_cmdlist_node *node,
  582. int nr, bool for_addr)
  583. {
  584. struct g2d_cmdlist *cmdlist = node->cmdlist;
  585. int reg_offset;
  586. int index;
  587. int i;
  588. for (i = 0; i < nr; i++) {
  589. index = cmdlist->last - 2 * (i + 1);
  590. if (for_addr) {
  591. /* check userptr buffer type. */
  592. reg_offset = (cmdlist->data[index] &
  593. ~0x7fffffff) >> 31;
  594. if (reg_offset) {
  595. node->obj_type[i] = BUF_TYPE_USERPTR;
  596. cmdlist->data[index] &= ~G2D_BUF_USERPTR;
  597. }
  598. }
  599. reg_offset = cmdlist->data[index] & ~0xfffff000;
  600. if (reg_offset < G2D_VALID_START || reg_offset > G2D_VALID_END)
  601. goto err;
  602. if (reg_offset % 4)
  603. goto err;
  604. switch (reg_offset) {
  605. case G2D_SRC_BASE_ADDR:
  606. case G2D_SRC_PLANE2_BASE_ADDR:
  607. case G2D_DST_BASE_ADDR:
  608. case G2D_DST_PLANE2_BASE_ADDR:
  609. case G2D_PAT_BASE_ADDR:
  610. case G2D_MSK_BASE_ADDR:
  611. if (!for_addr)
  612. goto err;
  613. if (node->obj_type[i] != BUF_TYPE_USERPTR)
  614. node->obj_type[i] = BUF_TYPE_GEM;
  615. break;
  616. default:
  617. if (for_addr)
  618. goto err;
  619. break;
  620. }
  621. }
  622. return 0;
  623. err:
  624. dev_err(dev, "Bad register offset: 0x%lx\n", cmdlist->data[index]);
  625. return -EINVAL;
  626. }
  627. /* ioctl functions */
  628. int exynos_g2d_get_ver_ioctl(struct drm_device *drm_dev, void *data,
  629. struct drm_file *file)
  630. {
  631. struct drm_exynos_g2d_get_ver *ver = data;
  632. ver->major = G2D_HW_MAJOR_VER;
  633. ver->minor = G2D_HW_MINOR_VER;
  634. return 0;
  635. }
  636. EXPORT_SYMBOL_GPL(exynos_g2d_get_ver_ioctl);
  637. int exynos_g2d_set_cmdlist_ioctl(struct drm_device *drm_dev, void *data,
  638. struct drm_file *file)
  639. {
  640. struct drm_exynos_file_private *file_priv = file->driver_priv;
  641. struct exynos_drm_g2d_private *g2d_priv = file_priv->g2d_priv;
  642. struct device *dev = g2d_priv->dev;
  643. struct g2d_data *g2d;
  644. struct drm_exynos_g2d_set_cmdlist *req = data;
  645. struct drm_exynos_g2d_cmd *cmd;
  646. struct drm_exynos_pending_g2d_event *e;
  647. struct g2d_cmdlist_node *node;
  648. struct g2d_cmdlist *cmdlist;
  649. unsigned long flags;
  650. int size;
  651. int ret;
  652. if (!dev)
  653. return -ENODEV;
  654. g2d = dev_get_drvdata(dev);
  655. if (!g2d)
  656. return -EFAULT;
  657. node = g2d_get_cmdlist(g2d);
  658. if (!node)
  659. return -ENOMEM;
  660. node->event = NULL;
  661. if (req->event_type != G2D_EVENT_NOT) {
  662. spin_lock_irqsave(&drm_dev->event_lock, flags);
  663. if (file->event_space < sizeof(e->event)) {
  664. spin_unlock_irqrestore(&drm_dev->event_lock, flags);
  665. ret = -ENOMEM;
  666. goto err;
  667. }
  668. file->event_space -= sizeof(e->event);
  669. spin_unlock_irqrestore(&drm_dev->event_lock, flags);
  670. e = kzalloc(sizeof(*node->event), GFP_KERNEL);
  671. if (!e) {
  672. dev_err(dev, "failed to allocate event\n");
  673. spin_lock_irqsave(&drm_dev->event_lock, flags);
  674. file->event_space += sizeof(e->event);
  675. spin_unlock_irqrestore(&drm_dev->event_lock, flags);
  676. ret = -ENOMEM;
  677. goto err;
  678. }
  679. e->event.base.type = DRM_EXYNOS_G2D_EVENT;
  680. e->event.base.length = sizeof(e->event);
  681. e->event.user_data = req->user_data;
  682. e->base.event = &e->event.base;
  683. e->base.file_priv = file;
  684. e->base.destroy = (void (*) (struct drm_pending_event *)) kfree;
  685. node->event = e;
  686. }
  687. cmdlist = node->cmdlist;
  688. cmdlist->last = 0;
  689. /*
  690. * If don't clear SFR registers, the cmdlist is affected by register
  691. * values of previous cmdlist. G2D hw executes SFR clear command and
  692. * a next command at the same time then the next command is ignored and
  693. * is executed rightly from next next command, so needs a dummy command
  694. * to next command of SFR clear command.
  695. */
  696. cmdlist->data[cmdlist->last++] = G2D_SOFT_RESET;
  697. cmdlist->data[cmdlist->last++] = G2D_SFRCLEAR;
  698. cmdlist->data[cmdlist->last++] = G2D_SRC_BASE_ADDR;
  699. cmdlist->data[cmdlist->last++] = 0;
  700. if (node->event) {
  701. cmdlist->data[cmdlist->last++] = G2D_DMA_HOLD_CMD;
  702. cmdlist->data[cmdlist->last++] = G2D_LIST_HOLD;
  703. }
  704. /* Check size of cmdlist: last 2 is about G2D_BITBLT_START */
  705. size = cmdlist->last + req->cmd_nr * 2 + req->cmd_buf_nr * 2 + 2;
  706. if (size > G2D_CMDLIST_DATA_NUM) {
  707. dev_err(dev, "cmdlist size is too big\n");
  708. ret = -EINVAL;
  709. goto err_free_event;
  710. }
  711. cmd = (struct drm_exynos_g2d_cmd *)(uint32_t)req->cmd;
  712. if (copy_from_user(cmdlist->data + cmdlist->last,
  713. (void __user *)cmd,
  714. sizeof(*cmd) * req->cmd_nr)) {
  715. ret = -EFAULT;
  716. goto err_free_event;
  717. }
  718. cmdlist->last += req->cmd_nr * 2;
  719. ret = g2d_check_reg_offset(dev, node, req->cmd_nr, false);
  720. if (ret < 0)
  721. goto err_free_event;
  722. node->map_nr = req->cmd_buf_nr;
  723. if (req->cmd_buf_nr) {
  724. struct drm_exynos_g2d_cmd *cmd_buf;
  725. cmd_buf = (struct drm_exynos_g2d_cmd *)(uint32_t)req->cmd_buf;
  726. if (copy_from_user(cmdlist->data + cmdlist->last,
  727. (void __user *)cmd_buf,
  728. sizeof(*cmd_buf) * req->cmd_buf_nr)) {
  729. ret = -EFAULT;
  730. goto err_free_event;
  731. }
  732. cmdlist->last += req->cmd_buf_nr * 2;
  733. ret = g2d_check_reg_offset(dev, node, req->cmd_buf_nr, true);
  734. if (ret < 0)
  735. goto err_free_event;
  736. ret = g2d_map_cmdlist_gem(g2d, node, drm_dev, file);
  737. if (ret < 0)
  738. goto err_unmap;
  739. }
  740. cmdlist->data[cmdlist->last++] = G2D_BITBLT_START;
  741. cmdlist->data[cmdlist->last++] = G2D_START_BITBLT;
  742. /* head */
  743. cmdlist->head = cmdlist->last / 2;
  744. /* tail */
  745. cmdlist->data[cmdlist->last] = 0;
  746. g2d_add_cmdlist_to_inuse(g2d_priv, node);
  747. return 0;
  748. err_unmap:
  749. g2d_unmap_cmdlist_gem(g2d, node, file);
  750. err_free_event:
  751. if (node->event) {
  752. spin_lock_irqsave(&drm_dev->event_lock, flags);
  753. file->event_space += sizeof(e->event);
  754. spin_unlock_irqrestore(&drm_dev->event_lock, flags);
  755. kfree(node->event);
  756. }
  757. err:
  758. g2d_put_cmdlist(g2d, node);
  759. return ret;
  760. }
  761. EXPORT_SYMBOL_GPL(exynos_g2d_set_cmdlist_ioctl);
  762. int exynos_g2d_exec_ioctl(struct drm_device *drm_dev, void *data,
  763. struct drm_file *file)
  764. {
  765. struct drm_exynos_file_private *file_priv = file->driver_priv;
  766. struct exynos_drm_g2d_private *g2d_priv = file_priv->g2d_priv;
  767. struct device *dev = g2d_priv->dev;
  768. struct g2d_data *g2d;
  769. struct drm_exynos_g2d_exec *req = data;
  770. struct g2d_runqueue_node *runqueue_node;
  771. struct list_head *run_cmdlist;
  772. struct list_head *event_list;
  773. if (!dev)
  774. return -ENODEV;
  775. g2d = dev_get_drvdata(dev);
  776. if (!g2d)
  777. return -EFAULT;
  778. runqueue_node = kmem_cache_alloc(g2d->runqueue_slab, GFP_KERNEL);
  779. if (!runqueue_node) {
  780. dev_err(dev, "failed to allocate memory\n");
  781. return -ENOMEM;
  782. }
  783. run_cmdlist = &runqueue_node->run_cmdlist;
  784. event_list = &runqueue_node->event_list;
  785. INIT_LIST_HEAD(run_cmdlist);
  786. INIT_LIST_HEAD(event_list);
  787. init_completion(&runqueue_node->complete);
  788. runqueue_node->async = req->async;
  789. list_splice_init(&g2d_priv->inuse_cmdlist, run_cmdlist);
  790. list_splice_init(&g2d_priv->event_list, event_list);
  791. if (list_empty(run_cmdlist)) {
  792. dev_err(dev, "there is no inuse cmdlist\n");
  793. kmem_cache_free(g2d->runqueue_slab, runqueue_node);
  794. return -EPERM;
  795. }
  796. mutex_lock(&g2d->runqueue_mutex);
  797. runqueue_node->pid = current->pid;
  798. runqueue_node->filp = file;
  799. list_add_tail(&runqueue_node->list, &g2d->runqueue);
  800. if (!g2d->runqueue_node)
  801. g2d_exec_runqueue(g2d);
  802. mutex_unlock(&g2d->runqueue_mutex);
  803. if (runqueue_node->async)
  804. goto out;
  805. wait_for_completion(&runqueue_node->complete);
  806. g2d_free_runqueue_node(g2d, runqueue_node);
  807. out:
  808. return 0;
  809. }
  810. EXPORT_SYMBOL_GPL(exynos_g2d_exec_ioctl);
  811. static int g2d_subdrv_probe(struct drm_device *drm_dev, struct device *dev)
  812. {
  813. struct g2d_data *g2d;
  814. int ret;
  815. g2d = dev_get_drvdata(dev);
  816. if (!g2d)
  817. return -EFAULT;
  818. /* allocate dma-aware cmdlist buffer. */
  819. ret = g2d_init_cmdlist(g2d);
  820. if (ret < 0) {
  821. dev_err(dev, "cmdlist init failed\n");
  822. return ret;
  823. }
  824. if (!is_drm_iommu_supported(drm_dev))
  825. return 0;
  826. ret = drm_iommu_attach_device(drm_dev, dev);
  827. if (ret < 0) {
  828. dev_err(dev, "failed to enable iommu.\n");
  829. g2d_fini_cmdlist(g2d);
  830. }
  831. return ret;
  832. }
  833. static void g2d_subdrv_remove(struct drm_device *drm_dev, struct device *dev)
  834. {
  835. if (!is_drm_iommu_supported(drm_dev))
  836. return;
  837. drm_iommu_detach_device(drm_dev, dev);
  838. }
  839. static int g2d_open(struct drm_device *drm_dev, struct device *dev,
  840. struct drm_file *file)
  841. {
  842. struct drm_exynos_file_private *file_priv = file->driver_priv;
  843. struct exynos_drm_g2d_private *g2d_priv;
  844. g2d_priv = kzalloc(sizeof(*g2d_priv), GFP_KERNEL);
  845. if (!g2d_priv) {
  846. dev_err(dev, "failed to allocate g2d private data\n");
  847. return -ENOMEM;
  848. }
  849. g2d_priv->dev = dev;
  850. file_priv->g2d_priv = g2d_priv;
  851. INIT_LIST_HEAD(&g2d_priv->inuse_cmdlist);
  852. INIT_LIST_HEAD(&g2d_priv->event_list);
  853. INIT_LIST_HEAD(&g2d_priv->userptr_list);
  854. return 0;
  855. }
  856. static void g2d_close(struct drm_device *drm_dev, struct device *dev,
  857. struct drm_file *file)
  858. {
  859. struct drm_exynos_file_private *file_priv = file->driver_priv;
  860. struct exynos_drm_g2d_private *g2d_priv = file_priv->g2d_priv;
  861. struct g2d_data *g2d;
  862. struct g2d_cmdlist_node *node, *n;
  863. if (!dev)
  864. return;
  865. g2d = dev_get_drvdata(dev);
  866. if (!g2d)
  867. return;
  868. mutex_lock(&g2d->cmdlist_mutex);
  869. list_for_each_entry_safe(node, n, &g2d_priv->inuse_cmdlist, list) {
  870. /*
  871. * unmap all gem objects not completed.
  872. *
  873. * P.S. if current process was terminated forcely then
  874. * there may be some commands in inuse_cmdlist so unmap
  875. * them.
  876. */
  877. g2d_unmap_cmdlist_gem(g2d, node, file);
  878. list_move_tail(&node->list, &g2d->free_cmdlist);
  879. }
  880. mutex_unlock(&g2d->cmdlist_mutex);
  881. /* release all g2d_userptr in pool. */
  882. g2d_userptr_free_all(drm_dev, g2d, file);
  883. kfree(file_priv->g2d_priv);
  884. }
  885. static int g2d_probe(struct platform_device *pdev)
  886. {
  887. struct device *dev = &pdev->dev;
  888. struct resource *res;
  889. struct g2d_data *g2d;
  890. struct exynos_drm_subdrv *subdrv;
  891. int ret;
  892. g2d = devm_kzalloc(&pdev->dev, sizeof(*g2d), GFP_KERNEL);
  893. if (!g2d) {
  894. dev_err(dev, "failed to allocate driver data\n");
  895. return -ENOMEM;
  896. }
  897. g2d->runqueue_slab = kmem_cache_create("g2d_runqueue_slab",
  898. sizeof(struct g2d_runqueue_node), 0, 0, NULL);
  899. if (!g2d->runqueue_slab)
  900. return -ENOMEM;
  901. g2d->dev = dev;
  902. g2d->g2d_workq = create_singlethread_workqueue("g2d");
  903. if (!g2d->g2d_workq) {
  904. dev_err(dev, "failed to create workqueue\n");
  905. ret = -EINVAL;
  906. goto err_destroy_slab;
  907. }
  908. INIT_WORK(&g2d->runqueue_work, g2d_runqueue_worker);
  909. INIT_LIST_HEAD(&g2d->free_cmdlist);
  910. INIT_LIST_HEAD(&g2d->runqueue);
  911. mutex_init(&g2d->cmdlist_mutex);
  912. mutex_init(&g2d->runqueue_mutex);
  913. g2d->gate_clk = devm_clk_get(dev, "fimg2d");
  914. if (IS_ERR(g2d->gate_clk)) {
  915. dev_err(dev, "failed to get gate clock\n");
  916. ret = PTR_ERR(g2d->gate_clk);
  917. goto err_destroy_workqueue;
  918. }
  919. pm_runtime_enable(dev);
  920. res = platform_get_resource(pdev, IORESOURCE_MEM, 0);
  921. g2d->regs = devm_request_and_ioremap(&pdev->dev, res);
  922. if (!g2d->regs) {
  923. dev_err(dev, "failed to remap I/O memory\n");
  924. ret = -ENXIO;
  925. goto err_put_clk;
  926. }
  927. g2d->irq = platform_get_irq(pdev, 0);
  928. if (g2d->irq < 0) {
  929. dev_err(dev, "failed to get irq\n");
  930. ret = g2d->irq;
  931. goto err_put_clk;
  932. }
  933. ret = devm_request_irq(&pdev->dev, g2d->irq, g2d_irq_handler, 0,
  934. "drm_g2d", g2d);
  935. if (ret < 0) {
  936. dev_err(dev, "irq request failed\n");
  937. goto err_put_clk;
  938. }
  939. g2d->max_pool = MAX_POOL;
  940. platform_set_drvdata(pdev, g2d);
  941. subdrv = &g2d->subdrv;
  942. subdrv->dev = dev;
  943. subdrv->probe = g2d_subdrv_probe;
  944. subdrv->remove = g2d_subdrv_remove;
  945. subdrv->open = g2d_open;
  946. subdrv->close = g2d_close;
  947. ret = exynos_drm_subdrv_register(subdrv);
  948. if (ret < 0) {
  949. dev_err(dev, "failed to register drm g2d device\n");
  950. goto err_put_clk;
  951. }
  952. dev_info(dev, "The exynos g2d(ver %d.%d) successfully probed\n",
  953. G2D_HW_MAJOR_VER, G2D_HW_MINOR_VER);
  954. return 0;
  955. err_put_clk:
  956. pm_runtime_disable(dev);
  957. err_destroy_workqueue:
  958. destroy_workqueue(g2d->g2d_workq);
  959. err_destroy_slab:
  960. kmem_cache_destroy(g2d->runqueue_slab);
  961. return ret;
  962. }
  963. static int g2d_remove(struct platform_device *pdev)
  964. {
  965. struct g2d_data *g2d = platform_get_drvdata(pdev);
  966. cancel_work_sync(&g2d->runqueue_work);
  967. exynos_drm_subdrv_unregister(&g2d->subdrv);
  968. while (g2d->runqueue_node) {
  969. g2d_free_runqueue_node(g2d, g2d->runqueue_node);
  970. g2d->runqueue_node = g2d_get_runqueue_node(g2d);
  971. }
  972. pm_runtime_disable(&pdev->dev);
  973. g2d_fini_cmdlist(g2d);
  974. destroy_workqueue(g2d->g2d_workq);
  975. kmem_cache_destroy(g2d->runqueue_slab);
  976. return 0;
  977. }
  978. #ifdef CONFIG_PM_SLEEP
  979. static int g2d_suspend(struct device *dev)
  980. {
  981. struct g2d_data *g2d = dev_get_drvdata(dev);
  982. mutex_lock(&g2d->runqueue_mutex);
  983. g2d->suspended = true;
  984. mutex_unlock(&g2d->runqueue_mutex);
  985. while (g2d->runqueue_node)
  986. /* FIXME: good range? */
  987. usleep_range(500, 1000);
  988. flush_work(&g2d->runqueue_work);
  989. return 0;
  990. }
  991. static int g2d_resume(struct device *dev)
  992. {
  993. struct g2d_data *g2d = dev_get_drvdata(dev);
  994. g2d->suspended = false;
  995. g2d_exec_runqueue(g2d);
  996. return 0;
  997. }
  998. #endif
  999. static SIMPLE_DEV_PM_OPS(g2d_pm_ops, g2d_suspend, g2d_resume);
  1000. #ifdef CONFIG_OF
  1001. static const struct of_device_id exynos_g2d_match[] = {
  1002. { .compatible = "samsung,exynos5250-g2d" },
  1003. {},
  1004. };
  1005. MODULE_DEVICE_TABLE(of, exynos_g2d_match);
  1006. #endif
  1007. struct platform_driver g2d_driver = {
  1008. .probe = g2d_probe,
  1009. .remove = g2d_remove,
  1010. .driver = {
  1011. .name = "s5p-g2d",
  1012. .owner = THIS_MODULE,
  1013. .pm = &g2d_pm_ops,
  1014. .of_match_table = of_match_ptr(exynos_g2d_match),
  1015. },
  1016. };