tegra-cardhu.dts 3.6 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198
  1. /dts-v1/;
  2. /include/ "tegra30.dtsi"
  3. / {
  4. model = "NVIDIA Tegra30 Cardhu evaluation board";
  5. compatible = "nvidia,cardhu", "nvidia,tegra30";
  6. memory {
  7. reg = <0x80000000 0x40000000>;
  8. };
  9. pinmux@70000000 {
  10. pinctrl-names = "default";
  11. pinctrl-0 = <&state_default>;
  12. state_default: pinmux {
  13. sdmmc1_clk_pz0 {
  14. nvidia,pins = "sdmmc1_clk_pz0";
  15. nvidia,function = "sdmmc1";
  16. nvidia,pull = <0>;
  17. nvidia,tristate = <0>;
  18. };
  19. sdmmc1_cmd_pz1 {
  20. nvidia,pins = "sdmmc1_cmd_pz1",
  21. "sdmmc1_dat0_py7",
  22. "sdmmc1_dat1_py6",
  23. "sdmmc1_dat2_py5",
  24. "sdmmc1_dat3_py4";
  25. nvidia,function = "sdmmc1";
  26. nvidia,pull = <2>;
  27. nvidia,tristate = <0>;
  28. };
  29. sdmmc4_clk_pcc4 {
  30. nvidia,pins = "sdmmc4_clk_pcc4",
  31. "sdmmc4_rst_n_pcc3";
  32. nvidia,function = "sdmmc4";
  33. nvidia,pull = <0>;
  34. nvidia,tristate = <0>;
  35. };
  36. sdmmc4_dat0_paa0 {
  37. nvidia,pins = "sdmmc4_dat0_paa0",
  38. "sdmmc4_dat1_paa1",
  39. "sdmmc4_dat2_paa2",
  40. "sdmmc4_dat3_paa3",
  41. "sdmmc4_dat4_paa4",
  42. "sdmmc4_dat5_paa5",
  43. "sdmmc4_dat6_paa6",
  44. "sdmmc4_dat7_paa7";
  45. nvidia,function = "sdmmc4";
  46. nvidia,pull = <2>;
  47. nvidia,tristate = <0>;
  48. };
  49. dap2_fs_pa2 {
  50. nvidia,pins = "dap2_fs_pa2",
  51. "dap2_sclk_pa3",
  52. "dap2_din_pa4",
  53. "dap2_dout_pa5";
  54. nvidia,function = "i2s1";
  55. nvidia,pull = <0>;
  56. nvidia,tristate = <0>;
  57. };
  58. };
  59. };
  60. serial@70006000 {
  61. clock-frequency = <408000000>;
  62. };
  63. serial@70006040 {
  64. status = "disable";
  65. };
  66. serial@70006200 {
  67. status = "disable";
  68. };
  69. serial@70006300 {
  70. status = "disable";
  71. };
  72. serial@70006400 {
  73. status = "disable";
  74. };
  75. i2c@7000c000 {
  76. clock-frequency = <100000>;
  77. };
  78. i2c@7000c400 {
  79. clock-frequency = <100000>;
  80. };
  81. i2c@7000c500 {
  82. clock-frequency = <100000>;
  83. /* ALS and Proximity sensor */
  84. isl29028@44 {
  85. compatible = "isil,isl29028";
  86. reg = <0x44>;
  87. interrupt-parent = <&gpio>;
  88. interrupts = <88 0x04>; /*gpio PL0 */
  89. };
  90. };
  91. i2c@7000c700 {
  92. clock-frequency = <100000>;
  93. };
  94. i2c@7000d000 {
  95. clock-frequency = <100000>;
  96. wm8903: wm8903@1a {
  97. compatible = "wlf,wm8903";
  98. reg = <0x1a>;
  99. interrupt-parent = <&gpio>;
  100. interrupts = <179 0x04>; /* gpio PW3 */
  101. gpio-controller;
  102. #gpio-cells = <2>;
  103. micdet-cfg = <0>;
  104. micdet-delay = <100>;
  105. gpio-cfg = <0xffffffff 0xffffffff 0 0xffffffff 0xffffffff>;
  106. };
  107. tps62361 {
  108. compatible = "ti,tps62361";
  109. reg = <0x60>;
  110. regulator-name = "tps62361-vout";
  111. regulator-min-microvolt = <500000>;
  112. regulator-max-microvolt = <1500000>;
  113. regulator-boot-on;
  114. regulator-always-on;
  115. ti,vsel0-state-high;
  116. ti,vsel1-state-high;
  117. };
  118. };
  119. sdhci@78000000 {
  120. cd-gpios = <&gpio 69 0>; /* gpio PI5 */
  121. wp-gpios = <&gpio 155 0>; /* gpio PT3 */
  122. power-gpios = <&gpio 31 0>; /* gpio PD7 */
  123. };
  124. sdhci@78000200 {
  125. status = "disable";
  126. };
  127. sdhci@78000400 {
  128. status = "disable";
  129. };
  130. sdhci@78000600 {
  131. support-8bit;
  132. };
  133. ahub@70080000 {
  134. i2s@70080300 {
  135. status = "disable";
  136. };
  137. i2s@70080500 {
  138. status = "disable";
  139. };
  140. i2s@70080600 {
  141. status = "disable";
  142. };
  143. i2s@70080700 {
  144. status = "disable";
  145. };
  146. };
  147. sound {
  148. compatible = "nvidia,tegra-audio-wm8903-cardhu",
  149. "nvidia,tegra-audio-wm8903";
  150. nvidia,model = "NVIDIA Tegra Cardhu";
  151. nvidia,audio-routing =
  152. "Headphone Jack", "HPOUTR",
  153. "Headphone Jack", "HPOUTL",
  154. "Int Spk", "ROP",
  155. "Int Spk", "RON",
  156. "Int Spk", "LOP",
  157. "Int Spk", "LON",
  158. "Mic Jack", "MICBIAS",
  159. "IN1L", "Mic Jack";
  160. nvidia,i2s-controller = <&tegra_i2s1>;
  161. nvidia,audio-codec = <&wm8903>;
  162. nvidia,spkr-en-gpios = <&wm8903 2 0>;
  163. nvidia,hp-det-gpios = <&gpio 178 0>; /* gpio PW2 */
  164. };
  165. };