genx2apic_phys.c 4.2 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191
  1. #include <linux/threads.h>
  2. #include <linux/cpumask.h>
  3. #include <linux/string.h>
  4. #include <linux/kernel.h>
  5. #include <linux/ctype.h>
  6. #include <linux/init.h>
  7. #include <linux/dmar.h>
  8. #include <asm/smp.h>
  9. #include <asm/ipi.h>
  10. #include <asm/genapic.h>
  11. static int x2apic_phys;
  12. static int set_x2apic_phys_mode(char *arg)
  13. {
  14. x2apic_phys = 1;
  15. return 0;
  16. }
  17. early_param("x2apic_phys", set_x2apic_phys_mode);
  18. static int x2apic_acpi_madt_oem_check(char *oem_id, char *oem_table_id)
  19. {
  20. if (cpu_has_x2apic && x2apic_phys)
  21. return 1;
  22. return 0;
  23. }
  24. /* Start with all IRQs pointing to boot CPU. IRQ balancing will shift them. */
  25. static const cpumask_t *x2apic_target_cpus(void)
  26. {
  27. return &cpumask_of_cpu(0);
  28. }
  29. static void x2apic_vector_allocation_domain(int cpu, cpumask_t *retmask)
  30. {
  31. cpus_clear(*retmask);
  32. cpu_set(cpu, *retmask);
  33. }
  34. static void __x2apic_send_IPI_dest(unsigned int apicid, int vector,
  35. unsigned int dest)
  36. {
  37. unsigned long cfg;
  38. cfg = __prepare_ICR(0, vector, dest);
  39. /*
  40. * send the IPI.
  41. */
  42. x2apic_icr_write(cfg, apicid);
  43. }
  44. static void x2apic_send_IPI_mask(const cpumask_t *mask, int vector)
  45. {
  46. unsigned long flags;
  47. unsigned long query_cpu;
  48. local_irq_save(flags);
  49. for_each_cpu_mask_nr(query_cpu, *mask) {
  50. __x2apic_send_IPI_dest(per_cpu(x86_cpu_to_apicid, query_cpu),
  51. vector, APIC_DEST_PHYSICAL);
  52. }
  53. local_irq_restore(flags);
  54. }
  55. static void x2apic_send_IPI_mask_allbutself(const cpumask_t *mask, int vector)
  56. {
  57. unsigned long flags;
  58. unsigned long query_cpu;
  59. unsigned long this_cpu = smp_processor_id();
  60. local_irq_save(flags);
  61. for_each_cpu_mask_nr(query_cpu, *mask) {
  62. if (query_cpu != this_cpu)
  63. __x2apic_send_IPI_dest(
  64. per_cpu(x86_cpu_to_apicid, query_cpu),
  65. vector, APIC_DEST_PHYSICAL);
  66. }
  67. local_irq_restore(flags);
  68. }
  69. static void x2apic_send_IPI_allbutself(int vector)
  70. {
  71. unsigned long flags;
  72. unsigned long query_cpu;
  73. unsigned long this_cpu = smp_processor_id();
  74. local_irq_save(flags);
  75. for_each_online_cpu(query_cpu)
  76. if (query_cpu != this_cpu)
  77. __x2apic_send_IPI_dest(
  78. per_cpu(x86_cpu_to_apicid, query_cpu),
  79. vector, APIC_DEST_PHYSICAL);
  80. local_irq_restore(flags);
  81. }
  82. static void x2apic_send_IPI_all(int vector)
  83. {
  84. x2apic_send_IPI_mask(&cpu_online_map, vector);
  85. }
  86. static int x2apic_apic_id_registered(void)
  87. {
  88. return 1;
  89. }
  90. static unsigned int x2apic_cpu_mask_to_apicid(const cpumask_t *cpumask)
  91. {
  92. int cpu;
  93. /*
  94. * We're using fixed IRQ delivery, can only return one phys APIC ID.
  95. * May as well be the first.
  96. */
  97. cpu = first_cpu(*cpumask);
  98. if ((unsigned)cpu < nr_cpu_ids)
  99. return per_cpu(x86_cpu_to_apicid, cpu);
  100. else
  101. return BAD_APICID;
  102. }
  103. static unsigned int x2apic_cpu_mask_to_apicid_and(const cpumask_t *cpumask,
  104. const cpumask_t *andmask)
  105. {
  106. int cpu;
  107. /*
  108. * We're using fixed IRQ delivery, can only return one phys APIC ID.
  109. * May as well be the first.
  110. */
  111. while ((cpu = next_cpu(-1, *cpumask)) < nr_cpu_ids)
  112. if (cpu_isset(cpu, *andmask))
  113. return per_cpu(x86_cpu_to_apicid, cpu);
  114. return BAD_APICID;
  115. }
  116. static unsigned int get_apic_id(unsigned long x)
  117. {
  118. unsigned int id;
  119. id = x;
  120. return id;
  121. }
  122. static unsigned long set_apic_id(unsigned int id)
  123. {
  124. unsigned long x;
  125. x = id;
  126. return x;
  127. }
  128. static unsigned int phys_pkg_id(int index_msb)
  129. {
  130. return current_cpu_data.initial_apicid >> index_msb;
  131. }
  132. void x2apic_send_IPI_self(int vector)
  133. {
  134. apic_write(APIC_SELF_IPI, vector);
  135. }
  136. void init_x2apic_ldr(void)
  137. {
  138. return;
  139. }
  140. struct genapic apic_x2apic_phys = {
  141. .name = "physical x2apic",
  142. .acpi_madt_oem_check = x2apic_acpi_madt_oem_check,
  143. .int_delivery_mode = dest_Fixed,
  144. .int_dest_mode = (APIC_DEST_PHYSICAL != 0),
  145. .target_cpus = x2apic_target_cpus,
  146. .vector_allocation_domain = x2apic_vector_allocation_domain,
  147. .apic_id_registered = x2apic_apic_id_registered,
  148. .init_apic_ldr = init_x2apic_ldr,
  149. .send_IPI_all = x2apic_send_IPI_all,
  150. .send_IPI_allbutself = x2apic_send_IPI_allbutself,
  151. .send_IPI_mask = x2apic_send_IPI_mask,
  152. .send_IPI_mask_allbutself = x2apic_send_IPI_mask_allbutself,
  153. .send_IPI_self = x2apic_send_IPI_self,
  154. .cpu_mask_to_apicid = x2apic_cpu_mask_to_apicid,
  155. .cpu_mask_to_apicid_and = x2apic_cpu_mask_to_apicid_and,
  156. .phys_pkg_id = phys_pkg_id,
  157. .get_apic_id = get_apic_id,
  158. .set_apic_id = set_apic_id,
  159. .apic_id_mask = (0xFFFFFFFFu),
  160. };