db8500.dtsi 7.2 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326
  1. /*
  2. * Copyright 2012 Linaro Ltd
  3. *
  4. * The code contained herein is licensed under the GNU General Public
  5. * License. You may obtain a copy of the GNU General Public License
  6. * Version 2 or later at the following locations:
  7. *
  8. * http://www.opensource.org/licenses/gpl-license.html
  9. * http://www.gnu.org/copyleft/gpl.html
  10. */
  11. /include/ "skeleton.dtsi"
  12. / {
  13. soc-u9500 {
  14. #address-cells = <1>;
  15. #size-cells = <1>;
  16. compatible = "stericsson,db8500";
  17. interrupt-parent = <&intc>;
  18. ranges;
  19. intc: interrupt-controller@a0411000 {
  20. compatible = "arm,cortex-a9-gic";
  21. #interrupt-cells = <3>;
  22. #address-cells = <1>;
  23. interrupt-controller;
  24. reg = <0xa0411000 0x1000>,
  25. <0xa0410100 0x100>;
  26. };
  27. L2: l2-cache {
  28. compatible = "arm,pl310-cache";
  29. reg = <0xa0412000 0x1000>;
  30. interrupts = <0 13 4>;
  31. cache-unified;
  32. cache-level = <2>;
  33. };
  34. pmu {
  35. compatible = "arm,cortex-a9-pmu";
  36. interrupts = <0 7 0x4>;
  37. };
  38. timer@a0410600 {
  39. compatible = "arm,cortex-a9-twd-timer";
  40. reg = <0xa0410600 0x20>;
  41. interrupts = <1 13 0x304>;
  42. };
  43. rtc@80154000 {
  44. compatible = "stericsson,db8500-rtc";
  45. reg = <0x80154000 0x1000>;
  46. interrupts = <0 18 0x4>;
  47. };
  48. gpio0: gpio@8012e000 {
  49. compatible = "stericsson,db8500-gpio",
  50. "st,nomadik-gpio";
  51. reg = <0x8012e000 0x80>;
  52. interrupts = <0 119 0x4>;
  53. interrupt-controller;
  54. #interrupt-cells = <2>;
  55. supports-sleepmode;
  56. gpio-controller;
  57. #gpio-cells = <2>;
  58. gpio-bank = <0>;
  59. };
  60. gpio1: gpio@8012e080 {
  61. compatible = "stericsson,db8500-gpio",
  62. "st,nomadik-gpio";
  63. reg = <0x8012e080 0x80>;
  64. interrupts = <0 120 0x4>;
  65. interrupt-controller;
  66. #interrupt-cells = <2>;
  67. supports-sleepmode;
  68. gpio-controller;
  69. #gpio-cells = <2>;
  70. gpio-bank = <1>;
  71. };
  72. gpio2: gpio@8000e000 {
  73. compatible = "stericsson,db8500-gpio",
  74. "st,nomadik-gpio";
  75. reg = <0x8000e000 0x80>;
  76. interrupts = <0 121 0x4>;
  77. interrupt-controller;
  78. #interrupt-cells = <2>;
  79. supports-sleepmode;
  80. gpio-controller;
  81. #gpio-cells = <2>;
  82. gpio-bank = <2>;
  83. };
  84. gpio3: gpio@8000e080 {
  85. compatible = "stericsson,db8500-gpio",
  86. "st,nomadik-gpio";
  87. reg = <0x8000e080 0x80>;
  88. interrupts = <0 122 0x4>;
  89. interrupt-controller;
  90. #interrupt-cells = <2>;
  91. supports-sleepmode;
  92. gpio-controller;
  93. #gpio-cells = <2>;
  94. gpio-bank = <3>;
  95. };
  96. gpio4: gpio@8000e100 {
  97. compatible = "stericsson,db8500-gpio",
  98. "st,nomadik-gpio";
  99. reg = <0x8000e100 0x80>;
  100. interrupts = <0 123 0x4>;
  101. interrupt-controller;
  102. #interrupt-cells = <2>;
  103. supports-sleepmode;
  104. gpio-controller;
  105. #gpio-cells = <2>;
  106. gpio-bank = <4>;
  107. };
  108. gpio5: gpio@8000e180 {
  109. compatible = "stericsson,db8500-gpio",
  110. "st,nomadik-gpio";
  111. reg = <0x8000e180 0x80>;
  112. interrupts = <0 124 0x4>;
  113. interrupt-controller;
  114. #interrupt-cells = <2>;
  115. supports-sleepmode;
  116. gpio-controller;
  117. #gpio-cells = <2>;
  118. gpio-bank = <5>;
  119. };
  120. gpio6: gpio@8011e000 {
  121. compatible = "stericsson,db8500-gpio",
  122. "st,nomadik-gpio";
  123. reg = <0x8011e000 0x80>;
  124. interrupts = <0 125 0x4>;
  125. interrupt-controller;
  126. #interrupt-cells = <2>;
  127. supports-sleepmode;
  128. gpio-controller;
  129. #gpio-cells = <2>;
  130. gpio-bank = <6>;
  131. };
  132. gpio7: gpio@8011e080 {
  133. compatible = "stericsson,db8500-gpio",
  134. "st,nomadik-gpio";
  135. reg = <0x8011e080 0x80>;
  136. interrupts = <0 126 0x4>;
  137. interrupt-controller;
  138. #interrupt-cells = <2>;
  139. supports-sleepmode;
  140. gpio-controller;
  141. #gpio-cells = <2>;
  142. gpio-bank = <7>;
  143. };
  144. gpio8: gpio@a03fe000 {
  145. compatible = "stericsson,db8500-gpio",
  146. "st,nomadik-gpio";
  147. reg = <0xa03fe000 0x80>;
  148. interrupts = <0 127 0x4>;
  149. interrupt-controller;
  150. #interrupt-cells = <2>;
  151. supports-sleepmode;
  152. gpio-controller;
  153. #gpio-cells = <2>;
  154. gpio-bank = <8>;
  155. };
  156. usb@a03e0000 {
  157. compatible = "stericsson,db8500-musb",
  158. "mentor,musb";
  159. reg = <0xa03e0000 0x10000>;
  160. interrupts = <0 23 0x4>;
  161. };
  162. dma-controller@801C0000 {
  163. compatible = "stericsson,db8500-dma40",
  164. "stericsson,dma40";
  165. reg = <0x801C0000 0x1000 0x40010000 0x800>;
  166. interrupts = <0 25 0x4>;
  167. };
  168. prcmu@80157000 {
  169. compatible = "stericsson,db8500-prcmu";
  170. reg = <0x80157000 0x1000>;
  171. interrupts = <0 47 0x4>;
  172. #address-cells = <1>;
  173. #size-cells = <1>;
  174. ranges;
  175. prcmu-timer-4@80157450 {
  176. compatible = "stericsson,db8500-prcmu-timer-4";
  177. reg = <0x80157450 0xC>;
  178. };
  179. ab8500@5 {
  180. compatible = "stericsson,ab8500";
  181. reg = <5>; /* mailbox 5 is i2c */
  182. interrupts = <0 40 0x4>;
  183. };
  184. };
  185. i2c@80004000 {
  186. compatible = "stericsson,db8500-i2c", "st,nomadik-i2c";
  187. reg = <0x80004000 0x1000>;
  188. interrupts = <0 21 0x4>;
  189. #address-cells = <1>;
  190. #size-cells = <0>;
  191. };
  192. i2c@80122000 {
  193. compatible = "stericsson,db8500-i2c", "st,nomadik-i2c";
  194. reg = <0x80122000 0x1000>;
  195. interrupts = <0 22 0x4>;
  196. #address-cells = <1>;
  197. #size-cells = <0>;
  198. };
  199. i2c@80128000 {
  200. compatible = "stericsson,db8500-i2c", "st,nomadik-i2c";
  201. reg = <0x80128000 0x1000>;
  202. interrupts = <0 55 0x4>;
  203. #address-cells = <1>;
  204. #size-cells = <0>;
  205. };
  206. i2c@80110000 {
  207. compatible = "stericsson,db8500-i2c", "st,nomadik-i2c";
  208. reg = <0x80110000 0x1000>;
  209. interrupts = <0 12 0x4>;
  210. #address-cells = <1>;
  211. #size-cells = <0>;
  212. };
  213. i2c@8012a000 {
  214. compatible = "stericsson,db8500-i2c", "st,nomadik-i2c";
  215. reg = <0x8012a000 0x1000>;
  216. interrupts = <0 51 0x4>;
  217. #address-cells = <1>;
  218. #size-cells = <0>;
  219. };
  220. ssp@80002000 {
  221. compatible = "arm,pl022", "arm,primecell";
  222. reg = <80002000 0x1000>;
  223. interrupts = <0 14 0x4>;
  224. #address-cells = <1>;
  225. #size-cells = <0>;
  226. status = "disabled";
  227. // Add one of these for each child device
  228. cs-gpios = <&gpio0 31 0x4 &gpio4 14 0x4 &gpio4 16 0x4
  229. &gpio6 22 0x4 &gpio7 0 0x4>;
  230. };
  231. uart@80120000 {
  232. compatible = "arm,pl011", "arm,primecell";
  233. reg = <0x80120000 0x1000>;
  234. interrupts = <0 11 0x4>;
  235. status = "disabled";
  236. };
  237. uart@80121000 {
  238. compatible = "arm,pl011", "arm,primecell";
  239. reg = <0x80121000 0x1000>;
  240. interrupts = <0 19 0x4>;
  241. status = "disabled";
  242. };
  243. uart@80007000 {
  244. compatible = "arm,pl011", "arm,primecell";
  245. reg = <0x80007000 0x1000>;
  246. interrupts = <0 26 0x4>;
  247. status = "disabled";
  248. };
  249. sdi@80126000 {
  250. compatible = "arm,pl18x", "arm,primecell";
  251. reg = <0x80126000 0x1000>;
  252. interrupts = <0 60 0x4>;
  253. status = "disabled";
  254. };
  255. sdi@80118000 {
  256. compatible = "arm,pl18x", "arm,primecell";
  257. reg = <0x80118000 0x1000>;
  258. interrupts = <0 50 0x4>;
  259. status = "disabled";
  260. };
  261. sdi@80005000 {
  262. compatible = "arm,pl18x", "arm,primecell";
  263. reg = <0x80005000 0x1000>;
  264. interrupts = <0 41 0x4>;
  265. status = "disabled";
  266. };
  267. sdi@80119000 {
  268. compatible = "arm,pl18x", "arm,primecell";
  269. reg = <0x80119000 0x1000>;
  270. interrupts = <0 59 0x4>;
  271. status = "disabled";
  272. };
  273. sdi@80114000 {
  274. compatible = "arm,pl18x", "arm,primecell";
  275. reg = <0x80114000 0x1000>;
  276. interrupts = <0 99 0x4>;
  277. status = "disabled";
  278. };
  279. sdi@80008000 {
  280. compatible = "arm,pl18x", "arm,primecell";
  281. reg = <0x80114000 0x1000>;
  282. interrupts = <0 100 0x4>;
  283. status = "disabled";
  284. };
  285. external-bus@50000000 {
  286. compatible = "simple-bus";
  287. reg = <0x50000000 0x4000000>;
  288. #address-cells = <1>;
  289. #size-cells = <1>;
  290. ranges = <0 0x50000000 0x4000000>;
  291. status = "disabled";
  292. };
  293. };
  294. };