cs4236_lib.c 35 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812813814815816817818819820821822823824825826827828829830831832833834835836837838839840841842843844845846847848849850851852853854855856857858859860861862863864865866867868869870871872873874875876877878879880881882883884885886887888889890891892893894895896897898899900901902903904905906907908909910911912913914915916917918919920921922923924925926927928929930931932933934935936937938939940941942943944945946947948949950951952953954955956957958959960961962963964965966967968969970
  1. /*
  2. * Copyright (c) by Jaroslav Kysela <perex@suse.cz>
  3. * Routines for control of CS4235/4236B/4237B/4238B/4239 chips
  4. *
  5. * Note:
  6. * -----
  7. *
  8. * Bugs:
  9. * -----
  10. *
  11. * This program is free software; you can redistribute it and/or modify
  12. * it under the terms of the GNU General Public License as published by
  13. * the Free Software Foundation; either version 2 of the License, or
  14. * (at your option) any later version.
  15. *
  16. * This program is distributed in the hope that it will be useful,
  17. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  18. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  19. * GNU General Public License for more details.
  20. *
  21. * You should have received a copy of the GNU General Public License
  22. * along with this program; if not, write to the Free Software
  23. * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
  24. *
  25. */
  26. /*
  27. * Indirect control registers (CS4236B+)
  28. *
  29. * C0
  30. * D8: WSS reset (all chips)
  31. *
  32. * C1 (all chips except CS4236)
  33. * D7-D5: version
  34. * D4-D0: chip id
  35. * 11101 - CS4235
  36. * 01011 - CS4236B
  37. * 01000 - CS4237B
  38. * 01001 - CS4238B
  39. * 11110 - CS4239
  40. *
  41. * C2
  42. * D7-D4: 3D Space (CS4235,CS4237B,CS4238B,CS4239)
  43. * D3-D0: 3D Center (CS4237B); 3D Volume (CS4238B)
  44. *
  45. * C3
  46. * D7: 3D Enable (CS4237B)
  47. * D6: 3D Mono Enable (CS4237B)
  48. * D5: 3D Serial Output (CS4237B,CS4238B)
  49. * D4: 3D Enable (CS4235,CS4238B,CS4239)
  50. *
  51. * C4
  52. * D7: consumer serial port enable (CS4237B,CS4238B)
  53. * D6: channels status block reset (CS4237B,CS4238B)
  54. * D5: user bit in sub-frame of digital audio data (CS4237B,CS4238B)
  55. * D4: validity bit bit in sub-frame of digital audio data (CS4237B,CS4238B)
  56. *
  57. * C5 lower channel status (digital serial data description) (CS4237B,CS4238B)
  58. * D7-D6: first two bits of category code
  59. * D5: lock
  60. * D4-D3: pre-emphasis (0 = none, 1 = 50/15us)
  61. * D2: copy/copyright (0 = copy inhibited)
  62. * D1: 0 = digital audio / 1 = non-digital audio
  63. *
  64. * C6 upper channel status (digital serial data description) (CS4237B,CS4238B)
  65. * D7-D6: sample frequency (0 = 44.1kHz)
  66. * D5: generation status (0 = no indication, 1 = original/commercially precaptureed data)
  67. * D4-D0: category code (upper bits)
  68. *
  69. * C7 reserved (must write 0)
  70. *
  71. * C8 wavetable control
  72. * D7: volume control interrupt enable (CS4235,CS4239)
  73. * D6: hardware volume control format (CS4235,CS4239)
  74. * D3: wavetable serial port enable (all chips)
  75. * D2: DSP serial port switch (all chips)
  76. * D1: disable MCLK (all chips)
  77. * D0: force BRESET low (all chips)
  78. *
  79. */
  80. #include <sound/driver.h>
  81. #include <asm/io.h>
  82. #include <linux/delay.h>
  83. #include <linux/init.h>
  84. #include <linux/time.h>
  85. #include <linux/wait.h>
  86. #include <sound/core.h>
  87. #include <sound/cs4231.h>
  88. #include <sound/asoundef.h>
  89. MODULE_AUTHOR("Jaroslav Kysela <perex@suse.cz>");
  90. MODULE_DESCRIPTION("Routines for control of CS4235/4236B/4237B/4238B/4239 chips");
  91. MODULE_LICENSE("GPL");
  92. /*
  93. *
  94. */
  95. static unsigned char snd_cs4236_ext_map[18] = {
  96. /* CS4236_LEFT_LINE */ 0xff,
  97. /* CS4236_RIGHT_LINE */ 0xff,
  98. /* CS4236_LEFT_MIC */ 0xdf,
  99. /* CS4236_RIGHT_MIC */ 0xdf,
  100. /* CS4236_LEFT_MIX_CTRL */ 0xe0 | 0x18,
  101. /* CS4236_RIGHT_MIX_CTRL */ 0xe0,
  102. /* CS4236_LEFT_FM */ 0xbf,
  103. /* CS4236_RIGHT_FM */ 0xbf,
  104. /* CS4236_LEFT_DSP */ 0xbf,
  105. /* CS4236_RIGHT_DSP */ 0xbf,
  106. /* CS4236_RIGHT_LOOPBACK */ 0xbf,
  107. /* CS4236_DAC_MUTE */ 0xe0,
  108. /* CS4236_ADC_RATE */ 0x01, /* 48kHz */
  109. /* CS4236_DAC_RATE */ 0x01, /* 48kHz */
  110. /* CS4236_LEFT_MASTER */ 0xbf,
  111. /* CS4236_RIGHT_MASTER */ 0xbf,
  112. /* CS4236_LEFT_WAVE */ 0xbf,
  113. /* CS4236_RIGHT_WAVE */ 0xbf
  114. };
  115. /*
  116. *
  117. */
  118. static void snd_cs4236_ctrl_out(cs4231_t *chip, unsigned char reg, unsigned char val)
  119. {
  120. outb(reg, chip->cport + 3);
  121. outb(chip->cimage[reg] = val, chip->cport + 4);
  122. }
  123. static unsigned char snd_cs4236_ctrl_in(cs4231_t *chip, unsigned char reg)
  124. {
  125. outb(reg, chip->cport + 3);
  126. return inb(chip->cport + 4);
  127. }
  128. /*
  129. * PCM
  130. */
  131. #define CLOCKS 8
  132. static ratnum_t clocks[CLOCKS] = {
  133. { .num = 16934400, .den_min = 353, .den_max = 353, .den_step = 1 },
  134. { .num = 16934400, .den_min = 529, .den_max = 529, .den_step = 1 },
  135. { .num = 16934400, .den_min = 617, .den_max = 617, .den_step = 1 },
  136. { .num = 16934400, .den_min = 1058, .den_max = 1058, .den_step = 1 },
  137. { .num = 16934400, .den_min = 1764, .den_max = 1764, .den_step = 1 },
  138. { .num = 16934400, .den_min = 2117, .den_max = 2117, .den_step = 1 },
  139. { .num = 16934400, .den_min = 2558, .den_max = 2558, .den_step = 1 },
  140. { .num = 16934400/16, .den_min = 21, .den_max = 192, .den_step = 1 }
  141. };
  142. static snd_pcm_hw_constraint_ratnums_t hw_constraints_clocks = {
  143. .nrats = CLOCKS,
  144. .rats = clocks,
  145. };
  146. static int snd_cs4236_xrate(snd_pcm_runtime_t *runtime)
  147. {
  148. return snd_pcm_hw_constraint_ratnums(runtime, 0, SNDRV_PCM_HW_PARAM_RATE,
  149. &hw_constraints_clocks);
  150. }
  151. static unsigned char divisor_to_rate_register(unsigned int divisor)
  152. {
  153. switch (divisor) {
  154. case 353: return 1;
  155. case 529: return 2;
  156. case 617: return 3;
  157. case 1058: return 4;
  158. case 1764: return 5;
  159. case 2117: return 6;
  160. case 2558: return 7;
  161. default:
  162. snd_runtime_check(divisor >= 21 && divisor <= 192, return 192);
  163. return divisor;
  164. }
  165. }
  166. static void snd_cs4236_playback_format(cs4231_t *chip, snd_pcm_hw_params_t *params, unsigned char pdfr)
  167. {
  168. unsigned long flags;
  169. unsigned char rate = divisor_to_rate_register(params->rate_den);
  170. spin_lock_irqsave(&chip->reg_lock, flags);
  171. /* set fast playback format change and clean playback FIFO */
  172. snd_cs4231_out(chip, CS4231_ALT_FEATURE_1, chip->image[CS4231_ALT_FEATURE_1] | 0x10);
  173. snd_cs4231_out(chip, CS4231_PLAYBK_FORMAT, pdfr & 0xf0);
  174. snd_cs4231_out(chip, CS4231_ALT_FEATURE_1, chip->image[CS4231_ALT_FEATURE_1] & ~0x10);
  175. snd_cs4236_ext_out(chip, CS4236_DAC_RATE, rate);
  176. spin_unlock_irqrestore(&chip->reg_lock, flags);
  177. }
  178. static void snd_cs4236_capture_format(cs4231_t *chip, snd_pcm_hw_params_t *params, unsigned char cdfr)
  179. {
  180. unsigned long flags;
  181. unsigned char rate = divisor_to_rate_register(params->rate_den);
  182. spin_lock_irqsave(&chip->reg_lock, flags);
  183. /* set fast capture format change and clean capture FIFO */
  184. snd_cs4231_out(chip, CS4231_ALT_FEATURE_1, chip->image[CS4231_ALT_FEATURE_1] | 0x20);
  185. snd_cs4231_out(chip, CS4231_REC_FORMAT, cdfr & 0xf0);
  186. snd_cs4231_out(chip, CS4231_ALT_FEATURE_1, chip->image[CS4231_ALT_FEATURE_1] & ~0x20);
  187. snd_cs4236_ext_out(chip, CS4236_ADC_RATE, rate);
  188. spin_unlock_irqrestore(&chip->reg_lock, flags);
  189. }
  190. #ifdef CONFIG_PM
  191. static void snd_cs4236_suspend(cs4231_t *chip)
  192. {
  193. int reg;
  194. unsigned long flags;
  195. spin_lock_irqsave(&chip->reg_lock, flags);
  196. for (reg = 0; reg < 32; reg++)
  197. chip->image[reg] = snd_cs4231_in(chip, reg);
  198. for (reg = 0; reg < 18; reg++)
  199. chip->eimage[reg] = snd_cs4236_ext_in(chip, CS4236_I23VAL(reg));
  200. for (reg = 2; reg < 9; reg++)
  201. chip->cimage[reg] = snd_cs4236_ctrl_in(chip, reg);
  202. spin_unlock_irqrestore(&chip->reg_lock, flags);
  203. }
  204. static void snd_cs4236_resume(cs4231_t *chip)
  205. {
  206. int reg;
  207. unsigned long flags;
  208. snd_cs4231_mce_up(chip);
  209. spin_lock_irqsave(&chip->reg_lock, flags);
  210. for (reg = 0; reg < 32; reg++) {
  211. switch (reg) {
  212. case CS4236_EXT_REG:
  213. case CS4231_VERSION:
  214. case 27: /* why? CS4235 - master left */
  215. case 29: /* why? CS4235 - master right */
  216. break;
  217. default:
  218. snd_cs4231_out(chip, reg, chip->image[reg]);
  219. break;
  220. }
  221. }
  222. for (reg = 0; reg < 18; reg++)
  223. snd_cs4236_ext_out(chip, CS4236_I23VAL(reg), chip->eimage[reg]);
  224. for (reg = 2; reg < 9; reg++) {
  225. switch (reg) {
  226. case 7:
  227. break;
  228. default:
  229. snd_cs4236_ctrl_out(chip, reg, chip->cimage[reg]);
  230. }
  231. }
  232. spin_unlock_irqrestore(&chip->reg_lock, flags);
  233. snd_cs4231_mce_down(chip);
  234. }
  235. #endif /* CONFIG_PM */
  236. int snd_cs4236_create(snd_card_t * card,
  237. unsigned long port,
  238. unsigned long cport,
  239. int irq, int dma1, int dma2,
  240. unsigned short hardware,
  241. unsigned short hwshare,
  242. cs4231_t ** rchip)
  243. {
  244. cs4231_t *chip;
  245. unsigned char ver1, ver2;
  246. unsigned int reg;
  247. int err;
  248. *rchip = NULL;
  249. if (hardware == CS4231_HW_DETECT)
  250. hardware = CS4231_HW_DETECT3;
  251. if (cport < 0x100) {
  252. snd_printk("please, specify control port for CS4236+ chips\n");
  253. return -ENODEV;
  254. }
  255. if ((err = snd_cs4231_create(card, port, cport, irq, dma1, dma2, hardware, hwshare, &chip)) < 0)
  256. return err;
  257. if (!(chip->hardware & CS4231_HW_CS4236B_MASK)) {
  258. snd_printk("CS4236+: MODE3 and extended registers not available, hardware=0x%x\n",chip->hardware);
  259. snd_device_free(card, chip);
  260. return -ENODEV;
  261. }
  262. #if 0
  263. {
  264. int idx;
  265. for (idx = 0; idx < 8; idx++)
  266. snd_printk("CD%i = 0x%x\n", idx, inb(chip->cport + idx));
  267. for (idx = 0; idx < 9; idx++)
  268. snd_printk("C%i = 0x%x\n", idx, snd_cs4236_ctrl_in(chip, idx));
  269. }
  270. #endif
  271. ver1 = snd_cs4236_ctrl_in(chip, 1);
  272. ver2 = snd_cs4236_ext_in(chip, CS4236_VERSION);
  273. snd_printdd("CS4236: [0x%lx] C1 (version) = 0x%x, ext = 0x%x\n", cport, ver1, ver2);
  274. if (ver1 != ver2) {
  275. snd_printk("CS4236+ chip detected, but control port 0x%lx is not valid\n", cport);
  276. snd_device_free(card, chip);
  277. return -ENODEV;
  278. }
  279. snd_cs4236_ctrl_out(chip, 0, 0x00);
  280. snd_cs4236_ctrl_out(chip, 2, 0xff);
  281. snd_cs4236_ctrl_out(chip, 3, 0x00);
  282. snd_cs4236_ctrl_out(chip, 4, 0x80);
  283. snd_cs4236_ctrl_out(chip, 5, ((IEC958_AES1_CON_PCM_CODER & 3) << 6) | IEC958_AES0_CON_EMPHASIS_NONE);
  284. snd_cs4236_ctrl_out(chip, 6, IEC958_AES1_CON_PCM_CODER >> 2);
  285. snd_cs4236_ctrl_out(chip, 7, 0x00);
  286. /* 0x8c for C8 is valid for Turtle Beach Malibu - the IEC-958 output */
  287. /* is working with this setup, other hardware should have */
  288. /* different signal paths and this value should be selectable */
  289. /* in the future */
  290. snd_cs4236_ctrl_out(chip, 8, 0x8c);
  291. chip->rate_constraint = snd_cs4236_xrate;
  292. chip->set_playback_format = snd_cs4236_playback_format;
  293. chip->set_capture_format = snd_cs4236_capture_format;
  294. #ifdef CONFIG_PM
  295. chip->suspend = snd_cs4236_suspend;
  296. chip->resume = snd_cs4236_resume;
  297. #endif
  298. /* initialize extended registers */
  299. for (reg = 0; reg < sizeof(snd_cs4236_ext_map); reg++)
  300. snd_cs4236_ext_out(chip, CS4236_I23VAL(reg), snd_cs4236_ext_map[reg]);
  301. /* initialize compatible but more featured registers */
  302. snd_cs4231_out(chip, CS4231_LEFT_INPUT, 0x40);
  303. snd_cs4231_out(chip, CS4231_RIGHT_INPUT, 0x40);
  304. snd_cs4231_out(chip, CS4231_AUX1_LEFT_INPUT, 0xff);
  305. snd_cs4231_out(chip, CS4231_AUX1_RIGHT_INPUT, 0xff);
  306. snd_cs4231_out(chip, CS4231_AUX2_LEFT_INPUT, 0xdf);
  307. snd_cs4231_out(chip, CS4231_AUX2_RIGHT_INPUT, 0xdf);
  308. snd_cs4231_out(chip, CS4231_RIGHT_LINE_IN, 0xff);
  309. snd_cs4231_out(chip, CS4231_LEFT_LINE_IN, 0xff);
  310. snd_cs4231_out(chip, CS4231_RIGHT_LINE_IN, 0xff);
  311. switch (chip->hardware) {
  312. case CS4231_HW_CS4235:
  313. case CS4231_HW_CS4239:
  314. snd_cs4231_out(chip, CS4235_LEFT_MASTER, 0xff);
  315. snd_cs4231_out(chip, CS4235_RIGHT_MASTER, 0xff);
  316. break;
  317. }
  318. *rchip = chip;
  319. return 0;
  320. }
  321. int snd_cs4236_pcm(cs4231_t *chip, int device, snd_pcm_t **rpcm)
  322. {
  323. snd_pcm_t *pcm;
  324. int err;
  325. if ((err = snd_cs4231_pcm(chip, device, &pcm)) < 0)
  326. return err;
  327. pcm->info_flags &= ~SNDRV_PCM_INFO_JOINT_DUPLEX;
  328. if (rpcm)
  329. *rpcm = pcm;
  330. return 0;
  331. }
  332. /*
  333. * MIXER
  334. */
  335. #define CS4236_SINGLE(xname, xindex, reg, shift, mask, invert) \
  336. { .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = xname, .index = xindex, \
  337. .info = snd_cs4236_info_single, \
  338. .get = snd_cs4236_get_single, .put = snd_cs4236_put_single, \
  339. .private_value = reg | (shift << 8) | (mask << 16) | (invert << 24) }
  340. static int snd_cs4236_info_single(snd_kcontrol_t *kcontrol, snd_ctl_elem_info_t * uinfo)
  341. {
  342. int mask = (kcontrol->private_value >> 16) & 0xff;
  343. uinfo->type = mask == 1 ? SNDRV_CTL_ELEM_TYPE_BOOLEAN : SNDRV_CTL_ELEM_TYPE_INTEGER;
  344. uinfo->count = 1;
  345. uinfo->value.integer.min = 0;
  346. uinfo->value.integer.max = mask;
  347. return 0;
  348. }
  349. static int snd_cs4236_get_single(snd_kcontrol_t * kcontrol, snd_ctl_elem_value_t * ucontrol)
  350. {
  351. cs4231_t *chip = snd_kcontrol_chip(kcontrol);
  352. unsigned long flags;
  353. int reg = kcontrol->private_value & 0xff;
  354. int shift = (kcontrol->private_value >> 8) & 0xff;
  355. int mask = (kcontrol->private_value >> 16) & 0xff;
  356. int invert = (kcontrol->private_value >> 24) & 0xff;
  357. spin_lock_irqsave(&chip->reg_lock, flags);
  358. ucontrol->value.integer.value[0] = (chip->eimage[CS4236_REG(reg)] >> shift) & mask;
  359. spin_unlock_irqrestore(&chip->reg_lock, flags);
  360. if (invert)
  361. ucontrol->value.integer.value[0] = mask - ucontrol->value.integer.value[0];
  362. return 0;
  363. }
  364. static int snd_cs4236_put_single(snd_kcontrol_t * kcontrol, snd_ctl_elem_value_t * ucontrol)
  365. {
  366. cs4231_t *chip = snd_kcontrol_chip(kcontrol);
  367. unsigned long flags;
  368. int reg = kcontrol->private_value & 0xff;
  369. int shift = (kcontrol->private_value >> 8) & 0xff;
  370. int mask = (kcontrol->private_value >> 16) & 0xff;
  371. int invert = (kcontrol->private_value >> 24) & 0xff;
  372. int change;
  373. unsigned short val;
  374. val = (ucontrol->value.integer.value[0] & mask);
  375. if (invert)
  376. val = mask - val;
  377. val <<= shift;
  378. spin_lock_irqsave(&chip->reg_lock, flags);
  379. val = (chip->eimage[CS4236_REG(reg)] & ~(mask << shift)) | val;
  380. change = val != chip->eimage[CS4236_REG(reg)];
  381. snd_cs4236_ext_out(chip, reg, val);
  382. spin_unlock_irqrestore(&chip->reg_lock, flags);
  383. return change;
  384. }
  385. #define CS4236_SINGLEC(xname, xindex, reg, shift, mask, invert) \
  386. { .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = xname, .index = xindex, \
  387. .info = snd_cs4236_info_single, \
  388. .get = snd_cs4236_get_singlec, .put = snd_cs4236_put_singlec, \
  389. .private_value = reg | (shift << 8) | (mask << 16) | (invert << 24) }
  390. static int snd_cs4236_get_singlec(snd_kcontrol_t * kcontrol, snd_ctl_elem_value_t * ucontrol)
  391. {
  392. cs4231_t *chip = snd_kcontrol_chip(kcontrol);
  393. unsigned long flags;
  394. int reg = kcontrol->private_value & 0xff;
  395. int shift = (kcontrol->private_value >> 8) & 0xff;
  396. int mask = (kcontrol->private_value >> 16) & 0xff;
  397. int invert = (kcontrol->private_value >> 24) & 0xff;
  398. spin_lock_irqsave(&chip->reg_lock, flags);
  399. ucontrol->value.integer.value[0] = (chip->cimage[reg] >> shift) & mask;
  400. spin_unlock_irqrestore(&chip->reg_lock, flags);
  401. if (invert)
  402. ucontrol->value.integer.value[0] = mask - ucontrol->value.integer.value[0];
  403. return 0;
  404. }
  405. static int snd_cs4236_put_singlec(snd_kcontrol_t * kcontrol, snd_ctl_elem_value_t * ucontrol)
  406. {
  407. cs4231_t *chip = snd_kcontrol_chip(kcontrol);
  408. unsigned long flags;
  409. int reg = kcontrol->private_value & 0xff;
  410. int shift = (kcontrol->private_value >> 8) & 0xff;
  411. int mask = (kcontrol->private_value >> 16) & 0xff;
  412. int invert = (kcontrol->private_value >> 24) & 0xff;
  413. int change;
  414. unsigned short val;
  415. val = (ucontrol->value.integer.value[0] & mask);
  416. if (invert)
  417. val = mask - val;
  418. val <<= shift;
  419. spin_lock_irqsave(&chip->reg_lock, flags);
  420. val = (chip->cimage[reg] & ~(mask << shift)) | val;
  421. change = val != chip->cimage[reg];
  422. snd_cs4236_ctrl_out(chip, reg, val);
  423. spin_unlock_irqrestore(&chip->reg_lock, flags);
  424. return change;
  425. }
  426. #define CS4236_DOUBLE(xname, xindex, left_reg, right_reg, shift_left, shift_right, mask, invert) \
  427. { .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = xname, .index = xindex, \
  428. .info = snd_cs4236_info_double, \
  429. .get = snd_cs4236_get_double, .put = snd_cs4236_put_double, \
  430. .private_value = left_reg | (right_reg << 8) | (shift_left << 16) | (shift_right << 19) | (mask << 24) | (invert << 22) }
  431. static int snd_cs4236_info_double(snd_kcontrol_t *kcontrol, snd_ctl_elem_info_t * uinfo)
  432. {
  433. int mask = (kcontrol->private_value >> 24) & 0xff;
  434. uinfo->type = mask == 1 ? SNDRV_CTL_ELEM_TYPE_BOOLEAN : SNDRV_CTL_ELEM_TYPE_INTEGER;
  435. uinfo->count = 2;
  436. uinfo->value.integer.min = 0;
  437. uinfo->value.integer.max = mask;
  438. return 0;
  439. }
  440. static int snd_cs4236_get_double(snd_kcontrol_t * kcontrol, snd_ctl_elem_value_t * ucontrol)
  441. {
  442. cs4231_t *chip = snd_kcontrol_chip(kcontrol);
  443. unsigned long flags;
  444. int left_reg = kcontrol->private_value & 0xff;
  445. int right_reg = (kcontrol->private_value >> 8) & 0xff;
  446. int shift_left = (kcontrol->private_value >> 16) & 0x07;
  447. int shift_right = (kcontrol->private_value >> 19) & 0x07;
  448. int mask = (kcontrol->private_value >> 24) & 0xff;
  449. int invert = (kcontrol->private_value >> 22) & 1;
  450. spin_lock_irqsave(&chip->reg_lock, flags);
  451. ucontrol->value.integer.value[0] = (chip->eimage[CS4236_REG(left_reg)] >> shift_left) & mask;
  452. ucontrol->value.integer.value[1] = (chip->eimage[CS4236_REG(right_reg)] >> shift_right) & mask;
  453. spin_unlock_irqrestore(&chip->reg_lock, flags);
  454. if (invert) {
  455. ucontrol->value.integer.value[0] = mask - ucontrol->value.integer.value[0];
  456. ucontrol->value.integer.value[1] = mask - ucontrol->value.integer.value[1];
  457. }
  458. return 0;
  459. }
  460. static int snd_cs4236_put_double(snd_kcontrol_t * kcontrol, snd_ctl_elem_value_t * ucontrol)
  461. {
  462. cs4231_t *chip = snd_kcontrol_chip(kcontrol);
  463. unsigned long flags;
  464. int left_reg = kcontrol->private_value & 0xff;
  465. int right_reg = (kcontrol->private_value >> 8) & 0xff;
  466. int shift_left = (kcontrol->private_value >> 16) & 0x07;
  467. int shift_right = (kcontrol->private_value >> 19) & 0x07;
  468. int mask = (kcontrol->private_value >> 24) & 0xff;
  469. int invert = (kcontrol->private_value >> 22) & 1;
  470. int change;
  471. unsigned short val1, val2;
  472. val1 = ucontrol->value.integer.value[0] & mask;
  473. val2 = ucontrol->value.integer.value[1] & mask;
  474. if (invert) {
  475. val1 = mask - val1;
  476. val2 = mask - val2;
  477. }
  478. val1 <<= shift_left;
  479. val2 <<= shift_right;
  480. spin_lock_irqsave(&chip->reg_lock, flags);
  481. if (left_reg != right_reg) {
  482. val1 = (chip->eimage[CS4236_REG(left_reg)] & ~(mask << shift_left)) | val1;
  483. val2 = (chip->eimage[CS4236_REG(right_reg)] & ~(mask << shift_right)) | val2;
  484. change = val1 != chip->eimage[CS4236_REG(left_reg)] || val2 != chip->eimage[CS4236_REG(right_reg)];
  485. snd_cs4236_ext_out(chip, left_reg, val1);
  486. snd_cs4236_ext_out(chip, right_reg, val2);
  487. } else {
  488. val1 = (chip->eimage[CS4236_REG(left_reg)] & ~((mask << shift_left) | (mask << shift_right))) | val1 | val2;
  489. change = val1 != chip->eimage[CS4236_REG(left_reg)];
  490. snd_cs4236_ext_out(chip, left_reg, val1);
  491. }
  492. spin_unlock_irqrestore(&chip->reg_lock, flags);
  493. return change;
  494. }
  495. #define CS4236_DOUBLE1(xname, xindex, left_reg, right_reg, shift_left, shift_right, mask, invert) \
  496. { .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = xname, .index = xindex, \
  497. .info = snd_cs4236_info_double, \
  498. .get = snd_cs4236_get_double1, .put = snd_cs4236_put_double1, \
  499. .private_value = left_reg | (right_reg << 8) | (shift_left << 16) | (shift_right << 19) | (mask << 24) | (invert << 22) }
  500. static int snd_cs4236_get_double1(snd_kcontrol_t * kcontrol, snd_ctl_elem_value_t * ucontrol)
  501. {
  502. cs4231_t *chip = snd_kcontrol_chip(kcontrol);
  503. unsigned long flags;
  504. int left_reg = kcontrol->private_value & 0xff;
  505. int right_reg = (kcontrol->private_value >> 8) & 0xff;
  506. int shift_left = (kcontrol->private_value >> 16) & 0x07;
  507. int shift_right = (kcontrol->private_value >> 19) & 0x07;
  508. int mask = (kcontrol->private_value >> 24) & 0xff;
  509. int invert = (kcontrol->private_value >> 22) & 1;
  510. spin_lock_irqsave(&chip->reg_lock, flags);
  511. ucontrol->value.integer.value[0] = (chip->image[left_reg] >> shift_left) & mask;
  512. ucontrol->value.integer.value[1] = (chip->eimage[CS4236_REG(right_reg)] >> shift_right) & mask;
  513. spin_unlock_irqrestore(&chip->reg_lock, flags);
  514. if (invert) {
  515. ucontrol->value.integer.value[0] = mask - ucontrol->value.integer.value[0];
  516. ucontrol->value.integer.value[1] = mask - ucontrol->value.integer.value[1];
  517. }
  518. return 0;
  519. }
  520. static int snd_cs4236_put_double1(snd_kcontrol_t * kcontrol, snd_ctl_elem_value_t * ucontrol)
  521. {
  522. cs4231_t *chip = snd_kcontrol_chip(kcontrol);
  523. unsigned long flags;
  524. int left_reg = kcontrol->private_value & 0xff;
  525. int right_reg = (kcontrol->private_value >> 8) & 0xff;
  526. int shift_left = (kcontrol->private_value >> 16) & 0x07;
  527. int shift_right = (kcontrol->private_value >> 19) & 0x07;
  528. int mask = (kcontrol->private_value >> 24) & 0xff;
  529. int invert = (kcontrol->private_value >> 22) & 1;
  530. int change;
  531. unsigned short val1, val2;
  532. val1 = ucontrol->value.integer.value[0] & mask;
  533. val2 = ucontrol->value.integer.value[1] & mask;
  534. if (invert) {
  535. val1 = mask - val1;
  536. val2 = mask - val2;
  537. }
  538. val1 <<= shift_left;
  539. val2 <<= shift_right;
  540. spin_lock_irqsave(&chip->reg_lock, flags);
  541. val1 = (chip->image[left_reg] & ~(mask << shift_left)) | val1;
  542. val2 = (chip->eimage[CS4236_REG(right_reg)] & ~(mask << shift_right)) | val2;
  543. change = val1 != chip->image[left_reg] || val2 != chip->eimage[CS4236_REG(right_reg)];
  544. snd_cs4231_out(chip, left_reg, val1);
  545. snd_cs4236_ext_out(chip, right_reg, val2);
  546. spin_unlock_irqrestore(&chip->reg_lock, flags);
  547. return change;
  548. }
  549. #define CS4236_MASTER_DIGITAL(xname, xindex) \
  550. { .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = xname, .index = xindex, \
  551. .info = snd_cs4236_info_double, \
  552. .get = snd_cs4236_get_master_digital, .put = snd_cs4236_put_master_digital, \
  553. .private_value = 71 << 24 }
  554. static inline int snd_cs4236_mixer_master_digital_invert_volume(int vol)
  555. {
  556. return (vol < 64) ? 63 - vol : 64 + (71 - vol);
  557. }
  558. static int snd_cs4236_get_master_digital(snd_kcontrol_t * kcontrol, snd_ctl_elem_value_t * ucontrol)
  559. {
  560. cs4231_t *chip = snd_kcontrol_chip(kcontrol);
  561. unsigned long flags;
  562. spin_lock_irqsave(&chip->reg_lock, flags);
  563. ucontrol->value.integer.value[0] = snd_cs4236_mixer_master_digital_invert_volume(chip->eimage[CS4236_REG(CS4236_LEFT_MASTER)] & 0x7f);
  564. ucontrol->value.integer.value[1] = snd_cs4236_mixer_master_digital_invert_volume(chip->eimage[CS4236_REG(CS4236_RIGHT_MASTER)] & 0x7f);
  565. spin_unlock_irqrestore(&chip->reg_lock, flags);
  566. return 0;
  567. }
  568. static int snd_cs4236_put_master_digital(snd_kcontrol_t * kcontrol, snd_ctl_elem_value_t * ucontrol)
  569. {
  570. cs4231_t *chip = snd_kcontrol_chip(kcontrol);
  571. unsigned long flags;
  572. int change;
  573. unsigned short val1, val2;
  574. val1 = snd_cs4236_mixer_master_digital_invert_volume(ucontrol->value.integer.value[0] & 0x7f);
  575. val2 = snd_cs4236_mixer_master_digital_invert_volume(ucontrol->value.integer.value[1] & 0x7f);
  576. spin_lock_irqsave(&chip->reg_lock, flags);
  577. val1 = (chip->eimage[CS4236_REG(CS4236_LEFT_MASTER)] & ~0x7f) | val1;
  578. val2 = (chip->eimage[CS4236_REG(CS4236_RIGHT_MASTER)] & ~0x7f) | val2;
  579. change = val1 != chip->eimage[CS4236_REG(CS4236_LEFT_MASTER)] || val2 != chip->eimage[CS4236_REG(CS4236_RIGHT_MASTER)];
  580. snd_cs4236_ext_out(chip, CS4236_LEFT_MASTER, val1);
  581. snd_cs4236_ext_out(chip, CS4236_RIGHT_MASTER, val1);
  582. spin_unlock_irqrestore(&chip->reg_lock, flags);
  583. return change;
  584. }
  585. #define CS4235_OUTPUT_ACCU(xname, xindex) \
  586. { .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = xname, .index = xindex, \
  587. .info = snd_cs4236_info_double, \
  588. .get = snd_cs4235_get_output_accu, .put = snd_cs4235_put_output_accu, \
  589. .private_value = 3 << 24 }
  590. static inline int snd_cs4235_mixer_output_accu_get_volume(int vol)
  591. {
  592. switch ((vol >> 5) & 3) {
  593. case 0: return 1;
  594. case 1: return 3;
  595. case 2: return 2;
  596. case 3: return 0;
  597. }
  598. return 3;
  599. }
  600. static inline int snd_cs4235_mixer_output_accu_set_volume(int vol)
  601. {
  602. switch (vol & 3) {
  603. case 0: return 3 << 5;
  604. case 1: return 0 << 5;
  605. case 2: return 2 << 5;
  606. case 3: return 1 << 5;
  607. }
  608. return 1 << 5;
  609. }
  610. static int snd_cs4235_get_output_accu(snd_kcontrol_t * kcontrol, snd_ctl_elem_value_t * ucontrol)
  611. {
  612. cs4231_t *chip = snd_kcontrol_chip(kcontrol);
  613. unsigned long flags;
  614. spin_lock_irqsave(&chip->reg_lock, flags);
  615. ucontrol->value.integer.value[0] = snd_cs4235_mixer_output_accu_get_volume(chip->image[CS4235_LEFT_MASTER]);
  616. ucontrol->value.integer.value[1] = snd_cs4235_mixer_output_accu_get_volume(chip->image[CS4235_RIGHT_MASTER]);
  617. spin_unlock_irqrestore(&chip->reg_lock, flags);
  618. return 0;
  619. }
  620. static int snd_cs4235_put_output_accu(snd_kcontrol_t * kcontrol, snd_ctl_elem_value_t * ucontrol)
  621. {
  622. cs4231_t *chip = snd_kcontrol_chip(kcontrol);
  623. unsigned long flags;
  624. int change;
  625. unsigned short val1, val2;
  626. val1 = snd_cs4235_mixer_output_accu_set_volume(ucontrol->value.integer.value[0]);
  627. val2 = snd_cs4235_mixer_output_accu_set_volume(ucontrol->value.integer.value[1]);
  628. spin_lock_irqsave(&chip->reg_lock, flags);
  629. val1 = (chip->image[CS4235_LEFT_MASTER] & ~(3 << 5)) | val1;
  630. val2 = (chip->image[CS4235_RIGHT_MASTER] & ~(3 << 5)) | val2;
  631. change = val1 != chip->image[CS4235_LEFT_MASTER] || val2 != chip->image[CS4235_RIGHT_MASTER];
  632. snd_cs4231_out(chip, CS4235_LEFT_MASTER, val1);
  633. snd_cs4231_out(chip, CS4235_RIGHT_MASTER, val2);
  634. spin_unlock_irqrestore(&chip->reg_lock, flags);
  635. return change;
  636. }
  637. static snd_kcontrol_new_t snd_cs4236_controls[] = {
  638. CS4236_DOUBLE("Master Digital Playback Switch", 0, CS4236_LEFT_MASTER, CS4236_RIGHT_MASTER, 7, 7, 1, 1),
  639. CS4236_DOUBLE("Master Digital Capture Switch", 0, CS4236_DAC_MUTE, CS4236_DAC_MUTE, 7, 6, 1, 1),
  640. CS4236_MASTER_DIGITAL("Master Digital Volume", 0),
  641. CS4236_DOUBLE("Capture Boost Volume", 0, CS4236_LEFT_MIX_CTRL, CS4236_RIGHT_MIX_CTRL, 5, 5, 3, 1),
  642. CS4231_DOUBLE("PCM Playback Switch", 0, CS4231_LEFT_OUTPUT, CS4231_RIGHT_OUTPUT, 7, 7, 1, 1),
  643. CS4231_DOUBLE("PCM Playback Volume", 0, CS4231_LEFT_OUTPUT, CS4231_RIGHT_OUTPUT, 0, 0, 63, 1),
  644. CS4236_DOUBLE("DSP Playback Switch", 0, CS4236_LEFT_DSP, CS4236_RIGHT_DSP, 7, 7, 1, 1),
  645. CS4236_DOUBLE("DSP Playback Volume", 0, CS4236_LEFT_DSP, CS4236_RIGHT_DSP, 0, 0, 63, 1),
  646. CS4236_DOUBLE("FM Playback Switch", 0, CS4236_LEFT_FM, CS4236_RIGHT_FM, 7, 7, 1, 1),
  647. CS4236_DOUBLE("FM Playback Volume", 0, CS4236_LEFT_FM, CS4236_RIGHT_FM, 0, 0, 63, 1),
  648. CS4236_DOUBLE("Wavetable Playback Switch", 0, CS4236_LEFT_WAVE, CS4236_RIGHT_WAVE, 7, 7, 1, 1),
  649. CS4236_DOUBLE("Wavetable Playback Volume", 0, CS4236_LEFT_WAVE, CS4236_RIGHT_WAVE, 0, 0, 63, 1),
  650. CS4231_DOUBLE("Synth Playback Switch", 0, CS4231_LEFT_LINE_IN, CS4231_RIGHT_LINE_IN, 7, 7, 1, 1),
  651. CS4231_DOUBLE("Synth Volume", 0, CS4231_LEFT_LINE_IN, CS4231_RIGHT_LINE_IN, 0, 0, 31, 1),
  652. CS4231_DOUBLE("Synth Capture Switch", 0, CS4231_LEFT_LINE_IN, CS4231_RIGHT_LINE_IN, 6, 6, 1, 1),
  653. CS4231_DOUBLE("Synth Capture Bypass", 0, CS4231_LEFT_LINE_IN, CS4231_RIGHT_LINE_IN, 5, 5, 1, 1),
  654. CS4236_DOUBLE("Mic Playback Switch", 0, CS4236_LEFT_MIC, CS4236_RIGHT_MIC, 6, 6, 1, 1),
  655. CS4236_DOUBLE("Mic Capture Switch", 0, CS4236_LEFT_MIC, CS4236_RIGHT_MIC, 7, 7, 1, 1),
  656. CS4236_DOUBLE("Mic Volume", 0, CS4236_LEFT_MIC, CS4236_RIGHT_MIC, 0, 0, 31, 1),
  657. CS4236_DOUBLE("Mic Playback Boost", 0, CS4236_LEFT_MIC, CS4236_RIGHT_MIC, 5, 5, 1, 0),
  658. CS4231_DOUBLE("Line Playback Switch", 0, CS4231_AUX1_LEFT_INPUT, CS4231_AUX1_RIGHT_INPUT, 7, 7, 1, 1),
  659. CS4231_DOUBLE("Line Volume", 0, CS4231_AUX1_LEFT_INPUT, CS4231_AUX1_RIGHT_INPUT, 0, 0, 31, 1),
  660. CS4231_DOUBLE("Line Capture Switch", 0, CS4231_AUX1_LEFT_INPUT, CS4231_AUX1_RIGHT_INPUT, 6, 6, 1, 1),
  661. CS4231_DOUBLE("Line Capture Bypass", 0, CS4231_AUX1_LEFT_INPUT, CS4231_AUX1_RIGHT_INPUT, 5, 5, 1, 1),
  662. CS4231_DOUBLE("CD Playback Switch", 0, CS4231_AUX2_LEFT_INPUT, CS4231_AUX2_RIGHT_INPUT, 7, 7, 1, 1),
  663. CS4231_DOUBLE("CD Volume", 0, CS4231_AUX2_LEFT_INPUT, CS4231_AUX2_RIGHT_INPUT, 0, 0, 31, 1),
  664. CS4231_DOUBLE("CD Capture Switch", 0, CS4231_AUX2_LEFT_INPUT, CS4231_AUX2_RIGHT_INPUT, 6, 6, 1, 1),
  665. CS4236_DOUBLE1("Mono Output Playback Switch", 0, CS4231_MONO_CTRL, CS4236_RIGHT_MIX_CTRL, 6, 7, 1, 1),
  666. CS4236_DOUBLE1("Mono Playback Switch", 0, CS4231_MONO_CTRL, CS4236_LEFT_MIX_CTRL, 7, 7, 1, 1),
  667. CS4231_SINGLE("Mono Playback Volume", 0, CS4231_MONO_CTRL, 0, 15, 1),
  668. CS4231_SINGLE("Mono Playback Bypass", 0, CS4231_MONO_CTRL, 5, 1, 0),
  669. CS4231_DOUBLE("Capture Volume", 0, CS4231_LEFT_INPUT, CS4231_RIGHT_INPUT, 0, 0, 15, 0),
  670. CS4231_DOUBLE("Analog Loopback Capture Switch", 0, CS4231_LEFT_INPUT, CS4231_RIGHT_INPUT, 7, 7, 1, 0),
  671. CS4231_SINGLE("Digital Loopback Playback Switch", 0, CS4231_LOOPBACK, 0, 1, 0),
  672. CS4236_DOUBLE1("Digital Loopback Playback Volume", 0, CS4231_LOOPBACK, CS4236_RIGHT_LOOPBACK, 2, 0, 63, 1)
  673. };
  674. static snd_kcontrol_new_t snd_cs4235_controls[] = {
  675. CS4231_DOUBLE("Master Switch", 0, CS4235_LEFT_MASTER, CS4235_RIGHT_MASTER, 7, 7, 1, 1),
  676. CS4231_DOUBLE("Master Volume", 0, CS4235_LEFT_MASTER, CS4235_RIGHT_MASTER, 0, 0, 31, 1),
  677. CS4235_OUTPUT_ACCU("Playback Volume", 0),
  678. CS4236_DOUBLE("Master Digital Playback Switch", 0, CS4236_LEFT_MASTER, CS4236_RIGHT_MASTER, 7, 7, 1, 1),
  679. CS4236_DOUBLE("Master Digital Capture Switch", 0, CS4236_DAC_MUTE, CS4236_DAC_MUTE, 7, 6, 1, 1),
  680. CS4236_MASTER_DIGITAL("Master Digital Volume", 0),
  681. CS4231_DOUBLE("Master Digital Playback Switch", 1, CS4231_LEFT_LINE_IN, CS4231_RIGHT_LINE_IN, 7, 7, 1, 1),
  682. CS4231_DOUBLE("Master Digital Capture Switch", 1, CS4231_LEFT_LINE_IN, CS4231_RIGHT_LINE_IN, 6, 6, 1, 1),
  683. CS4231_DOUBLE("Master Digital Volume", 1, CS4231_LEFT_LINE_IN, CS4231_RIGHT_LINE_IN, 0, 0, 31, 1),
  684. CS4236_DOUBLE("Capture Volume", 0, CS4236_LEFT_MIX_CTRL, CS4236_RIGHT_MIX_CTRL, 5, 5, 3, 1),
  685. CS4231_DOUBLE("PCM Switch", 0, CS4231_LEFT_OUTPUT, CS4231_RIGHT_OUTPUT, 7, 7, 1, 1),
  686. CS4231_DOUBLE("PCM Volume", 0, CS4231_LEFT_OUTPUT, CS4231_RIGHT_OUTPUT, 0, 0, 63, 1),
  687. CS4236_DOUBLE("DSP Switch", 0, CS4236_LEFT_DSP, CS4236_RIGHT_DSP, 7, 7, 1, 1),
  688. CS4236_DOUBLE("FM Switch", 0, CS4236_LEFT_FM, CS4236_RIGHT_FM, 7, 7, 1, 1),
  689. CS4236_DOUBLE("Wavetable Switch", 0, CS4236_LEFT_WAVE, CS4236_RIGHT_WAVE, 7, 7, 1, 1),
  690. CS4236_DOUBLE("Mic Capture Switch", 0, CS4236_LEFT_MIC, CS4236_RIGHT_MIC, 7, 7, 1, 1),
  691. CS4236_DOUBLE("Mic Playback Switch", 0, CS4236_LEFT_MIC, CS4236_RIGHT_MIC, 6, 6, 1, 1),
  692. CS4236_SINGLE("Mic Volume", 0, CS4236_LEFT_MIC, 0, 31, 1),
  693. CS4236_SINGLE("Mic Playback Boost", 0, CS4236_LEFT_MIC, 5, 1, 0),
  694. CS4231_DOUBLE("Aux Playback Switch", 0, CS4231_AUX1_LEFT_INPUT, CS4231_AUX1_RIGHT_INPUT, 7, 7, 1, 1),
  695. CS4231_DOUBLE("Aux Capture Switch", 0, CS4231_AUX1_LEFT_INPUT, CS4231_AUX1_RIGHT_INPUT, 6, 6, 1, 1),
  696. CS4231_DOUBLE("Aux Volume", 0, CS4231_AUX1_LEFT_INPUT, CS4231_AUX1_RIGHT_INPUT, 0, 0, 31, 1),
  697. CS4231_DOUBLE("Aux Playback Switch", 1, CS4231_AUX2_LEFT_INPUT, CS4231_AUX2_RIGHT_INPUT, 7, 7, 1, 1),
  698. CS4231_DOUBLE("Aux Capture Switch", 1, CS4231_AUX2_LEFT_INPUT, CS4231_AUX2_RIGHT_INPUT, 6, 6, 1, 1),
  699. CS4231_DOUBLE("Aux Volume", 1, CS4231_AUX2_LEFT_INPUT, CS4231_AUX2_RIGHT_INPUT, 0, 0, 31, 1),
  700. CS4236_DOUBLE1("Master Mono Switch", 0, CS4231_MONO_CTRL, CS4236_RIGHT_MIX_CTRL, 6, 7, 1, 1),
  701. CS4236_DOUBLE1("Mono Switch", 0, CS4231_MONO_CTRL, CS4236_LEFT_MIX_CTRL, 7, 7, 1, 1),
  702. CS4231_SINGLE("Mono Volume", 0, CS4231_MONO_CTRL, 0, 15, 1),
  703. CS4231_DOUBLE("Analog Loopback Switch", 0, CS4231_LEFT_INPUT, CS4231_RIGHT_INPUT, 7, 7, 1, 0),
  704. };
  705. #define CS4236_IEC958_ENABLE(xname, xindex) \
  706. { .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = xname, .index = xindex, \
  707. .info = snd_cs4236_info_single, \
  708. .get = snd_cs4236_get_iec958_switch, .put = snd_cs4236_put_iec958_switch, \
  709. .private_value = 1 << 16 }
  710. static int snd_cs4236_get_iec958_switch(snd_kcontrol_t * kcontrol, snd_ctl_elem_value_t * ucontrol)
  711. {
  712. cs4231_t *chip = snd_kcontrol_chip(kcontrol);
  713. unsigned long flags;
  714. spin_lock_irqsave(&chip->reg_lock, flags);
  715. ucontrol->value.integer.value[0] = chip->image[CS4231_ALT_FEATURE_1] & 0x02 ? 1 : 0;
  716. #if 0
  717. printk("get valid: ALT = 0x%x, C3 = 0x%x, C4 = 0x%x, C5 = 0x%x, C6 = 0x%x, C8 = 0x%x\n",
  718. snd_cs4231_in(chip, CS4231_ALT_FEATURE_1),
  719. snd_cs4236_ctrl_in(chip, 3),
  720. snd_cs4236_ctrl_in(chip, 4),
  721. snd_cs4236_ctrl_in(chip, 5),
  722. snd_cs4236_ctrl_in(chip, 6),
  723. snd_cs4236_ctrl_in(chip, 8));
  724. #endif
  725. spin_unlock_irqrestore(&chip->reg_lock, flags);
  726. return 0;
  727. }
  728. static int snd_cs4236_put_iec958_switch(snd_kcontrol_t * kcontrol, snd_ctl_elem_value_t * ucontrol)
  729. {
  730. cs4231_t *chip = snd_kcontrol_chip(kcontrol);
  731. unsigned long flags;
  732. int change;
  733. unsigned short enable, val;
  734. enable = ucontrol->value.integer.value[0] & 1;
  735. down(&chip->mce_mutex);
  736. snd_cs4231_mce_up(chip);
  737. spin_lock_irqsave(&chip->reg_lock, flags);
  738. val = (chip->image[CS4231_ALT_FEATURE_1] & ~0x0e) | (0<<2) | (enable << 1);
  739. change = val != chip->image[CS4231_ALT_FEATURE_1];
  740. snd_cs4231_out(chip, CS4231_ALT_FEATURE_1, val);
  741. val = snd_cs4236_ctrl_in(chip, 4) | 0xc0;
  742. snd_cs4236_ctrl_out(chip, 4, val);
  743. udelay(100);
  744. val &= ~0x40;
  745. snd_cs4236_ctrl_out(chip, 4, val);
  746. spin_unlock_irqrestore(&chip->reg_lock, flags);
  747. snd_cs4231_mce_down(chip);
  748. up(&chip->mce_mutex);
  749. #if 0
  750. printk("set valid: ALT = 0x%x, C3 = 0x%x, C4 = 0x%x, C5 = 0x%x, C6 = 0x%x, C8 = 0x%x\n",
  751. snd_cs4231_in(chip, CS4231_ALT_FEATURE_1),
  752. snd_cs4236_ctrl_in(chip, 3),
  753. snd_cs4236_ctrl_in(chip, 4),
  754. snd_cs4236_ctrl_in(chip, 5),
  755. snd_cs4236_ctrl_in(chip, 6),
  756. snd_cs4236_ctrl_in(chip, 8));
  757. #endif
  758. return change;
  759. }
  760. static snd_kcontrol_new_t snd_cs4236_iec958_controls[] = {
  761. CS4236_IEC958_ENABLE("IEC958 Output Enable", 0),
  762. CS4236_SINGLEC("IEC958 Output Validity", 0, 4, 4, 1, 0),
  763. CS4236_SINGLEC("IEC958 Output User", 0, 4, 5, 1, 0),
  764. CS4236_SINGLEC("IEC958 Output CSBR", 0, 4, 6, 1, 0),
  765. CS4236_SINGLEC("IEC958 Output Channel Status Low", 0, 5, 1, 127, 0),
  766. CS4236_SINGLEC("IEC958 Output Channel Status High", 0, 6, 0, 255, 0)
  767. };
  768. static snd_kcontrol_new_t snd_cs4236_3d_controls_cs4235[] = {
  769. CS4236_SINGLEC("3D Control - Switch", 0, 3, 4, 1, 0),
  770. CS4236_SINGLEC("3D Control - Space", 0, 2, 4, 15, 1)
  771. };
  772. static snd_kcontrol_new_t snd_cs4236_3d_controls_cs4237[] = {
  773. CS4236_SINGLEC("3D Control - Switch", 0, 3, 7, 1, 0),
  774. CS4236_SINGLEC("3D Control - Space", 0, 2, 4, 15, 1),
  775. CS4236_SINGLEC("3D Control - Center", 0, 2, 0, 15, 1),
  776. CS4236_SINGLEC("3D Control - Mono", 0, 3, 6, 1, 0),
  777. CS4236_SINGLEC("3D Control - IEC958", 0, 3, 5, 1, 0)
  778. };
  779. static snd_kcontrol_new_t snd_cs4236_3d_controls_cs4238[] = {
  780. CS4236_SINGLEC("3D Control - Switch", 0, 3, 4, 1, 0),
  781. CS4236_SINGLEC("3D Control - Space", 0, 2, 4, 15, 1),
  782. CS4236_SINGLEC("3D Control - Volume", 0, 2, 0, 15, 1),
  783. CS4236_SINGLEC("3D Control - IEC958", 0, 3, 5, 1, 0)
  784. };
  785. int snd_cs4236_mixer(cs4231_t *chip)
  786. {
  787. snd_card_t *card;
  788. unsigned int idx, count;
  789. int err;
  790. snd_kcontrol_new_t *kcontrol;
  791. snd_assert(chip != NULL && chip->card != NULL, return -EINVAL);
  792. card = chip->card;
  793. strcpy(card->mixername, snd_cs4231_chip_id(chip));
  794. if (chip->hardware == CS4231_HW_CS4235 ||
  795. chip->hardware == CS4231_HW_CS4239) {
  796. for (idx = 0; idx < ARRAY_SIZE(snd_cs4235_controls); idx++) {
  797. if ((err = snd_ctl_add(card, snd_ctl_new1(&snd_cs4235_controls[idx], chip))) < 0)
  798. return err;
  799. }
  800. } else {
  801. for (idx = 0; idx < ARRAY_SIZE(snd_cs4236_controls); idx++) {
  802. if ((err = snd_ctl_add(card, snd_ctl_new1(&snd_cs4236_controls[idx], chip))) < 0)
  803. return err;
  804. }
  805. }
  806. switch (chip->hardware) {
  807. case CS4231_HW_CS4235:
  808. case CS4231_HW_CS4239:
  809. count = ARRAY_SIZE(snd_cs4236_3d_controls_cs4235);
  810. kcontrol = snd_cs4236_3d_controls_cs4235;
  811. break;
  812. case CS4231_HW_CS4237B:
  813. count = ARRAY_SIZE(snd_cs4236_3d_controls_cs4237);
  814. kcontrol = snd_cs4236_3d_controls_cs4237;
  815. break;
  816. case CS4231_HW_CS4238B:
  817. count = ARRAY_SIZE(snd_cs4236_3d_controls_cs4238);
  818. kcontrol = snd_cs4236_3d_controls_cs4238;
  819. break;
  820. default:
  821. count = 0;
  822. kcontrol = NULL;
  823. }
  824. for (idx = 0; idx < count; idx++, kcontrol++) {
  825. if ((err = snd_ctl_add(card, snd_ctl_new1(kcontrol, chip))) < 0)
  826. return err;
  827. }
  828. if (chip->hardware == CS4231_HW_CS4237B ||
  829. chip->hardware == CS4231_HW_CS4238B) {
  830. for (idx = 0; idx < ARRAY_SIZE(snd_cs4236_iec958_controls); idx++) {
  831. if ((err = snd_ctl_add(card, snd_ctl_new1(&snd_cs4236_iec958_controls[idx], chip))) < 0)
  832. return err;
  833. }
  834. }
  835. return 0;
  836. }
  837. EXPORT_SYMBOL(snd_cs4236_create);
  838. EXPORT_SYMBOL(snd_cs4236_pcm);
  839. EXPORT_SYMBOL(snd_cs4236_mixer);
  840. /*
  841. * INIT part
  842. */
  843. static int __init alsa_cs4236_init(void)
  844. {
  845. return 0;
  846. }
  847. static void __exit alsa_cs4236_exit(void)
  848. {
  849. }
  850. module_init(alsa_cs4236_init)
  851. module_exit(alsa_cs4236_exit)