heathrow.h 2.4 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162
  1. /*
  2. * heathrow.h: definitions for using the "Heathrow" I/O controller chip.
  3. *
  4. * Grabbed from Open Firmware definitions on a PowerBook G3 Series
  5. *
  6. * Copyright (C) 1997 Paul Mackerras.
  7. */
  8. /* Front light color on Yikes/B&W G3. 32 bits */
  9. #define HEATHROW_FRONT_LIGHT 0x32 /* (set to 0 or 0xffffffff) */
  10. /* Brightness/contrast (gossamer iMac ?). 8 bits */
  11. #define HEATHROW_BRIGHTNESS_CNTL 0x32
  12. #define HEATHROW_CONTRAST_CNTL 0x33
  13. /* offset from ohare base for feature control register */
  14. #define HEATHROW_MBCR 0x34 /* Media bay control */
  15. #define HEATHROW_FCR 0x38 /* Feature control */
  16. #define HEATHROW_AUX_CNTL_REG 0x3c /* Aux control */
  17. /*
  18. * Bits in feature control register.
  19. * Bits postfixed with a _N are in inverse logic
  20. */
  21. #define HRW_SCC_TRANS_EN_N 0x00000001 /* Also controls modem power */
  22. #define HRW_BAY_POWER_N 0x00000002
  23. #define HRW_BAY_PCI_ENABLE 0x00000004
  24. #define HRW_BAY_IDE_ENABLE 0x00000008
  25. #define HRW_BAY_FLOPPY_ENABLE 0x00000010
  26. #define HRW_IDE0_ENABLE 0x00000020
  27. #define HRW_IDE0_RESET_N 0x00000040
  28. #define HRW_BAY_DEV_MASK 0x0000001c
  29. #define HRW_BAY_RESET_N 0x00000080
  30. #define HRW_IOBUS_ENABLE 0x00000100 /* Internal IDE ? */
  31. #define HRW_SCC_ENABLE 0x00000200
  32. #define HRW_MESH_ENABLE 0x00000400
  33. #define HRW_SWIM_ENABLE 0x00000800
  34. #define HRW_SOUND_POWER_N 0x00001000
  35. #define HRW_SOUND_CLK_ENABLE 0x00002000
  36. #define HRW_SCCA_IO 0x00004000
  37. #define HRW_SCCB_IO 0x00008000
  38. #define HRW_PORT_OR_DESK_VIA_N 0x00010000 /* This one is 0 on PowerBook */
  39. #define HRW_PWM_MON_ID_N 0x00020000 /* ??? (0) */
  40. #define HRW_HOOK_MB_CNT_N 0x00040000 /* ??? (0) */
  41. #define HRW_SWIM_CLONE_FLOPPY 0x00080000 /* ??? (0) */
  42. #define HRW_AUD_RUN22 0x00100000 /* ??? (1) */
  43. #define HRW_SCSI_LINK_MODE 0x00200000 /* Read ??? (1) */
  44. #define HRW_ARB_BYPASS 0x00400000 /* Disable internal PCI arbitrer */
  45. #define HRW_IDE1_RESET_N 0x00800000 /* Media bay */
  46. #define HRW_SLOW_SCC_PCLK 0x01000000 /* ??? (0) */
  47. #define HRW_RESET_SCC 0x02000000
  48. #define HRW_MFDC_CELL_ENABLE 0x04000000 /* ??? (0) */
  49. #define HRW_USE_MFDC 0x08000000 /* ??? (0) */
  50. #define HRW_BMAC_IO_ENABLE 0x60000000 /* two bits, not documented in OF */
  51. #define HRW_BMAC_RESET 0x80000000 /* not documented in OF */
  52. /* We OR those features at boot on desktop G3s */
  53. #define HRW_DEFAULTS (HRW_SCCA_IO | HRW_SCCB_IO | HRW_SCC_ENABLE)
  54. /* Looks like Heathrow has some sort of GPIOs as well... */
  55. #define HRW_GPIO_MODEM_RESET 0x6d