desc.h 4.1 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161
  1. #ifndef __ARCH_DESC_H
  2. #define __ARCH_DESC_H
  3. #include <asm/ldt.h>
  4. #include <asm/segment.h>
  5. #define CPU_16BIT_STACK_SIZE 1024
  6. #ifndef __ASSEMBLY__
  7. #include <linux/preempt.h>
  8. #include <linux/smp.h>
  9. #include <linux/percpu.h>
  10. #include <asm/mmu.h>
  11. extern struct desc_struct cpu_gdt_table[GDT_ENTRIES];
  12. DECLARE_PER_CPU(struct desc_struct, cpu_gdt_table[GDT_ENTRIES]);
  13. DECLARE_PER_CPU(unsigned char, cpu_16bit_stack[CPU_16BIT_STACK_SIZE]);
  14. struct Xgt_desc_struct {
  15. unsigned short size;
  16. unsigned long address __attribute__((packed));
  17. unsigned short pad;
  18. } __attribute__ ((packed));
  19. extern struct Xgt_desc_struct idt_descr, cpu_gdt_descr[NR_CPUS];
  20. #define load_TR_desc() __asm__ __volatile__("ltr %w0"::"q" (GDT_ENTRY_TSS*8))
  21. #define load_LDT_desc() __asm__ __volatile__("lldt %w0"::"q" (GDT_ENTRY_LDT*8))
  22. #define load_gdt(dtr) __asm__ __volatile("lgdt %0"::"m" (*dtr))
  23. #define load_idt(dtr) __asm__ __volatile("lidt %0"::"m" (*dtr))
  24. #define load_tr(tr) __asm__ __volatile("ltr %0"::"mr" (tr))
  25. #define load_ldt(ldt) __asm__ __volatile("lldt %0"::"mr" (ldt))
  26. #define store_gdt(dtr) __asm__ ("sgdt %0":"=m" (*dtr))
  27. #define store_idt(dtr) __asm__ ("sidt %0":"=m" (*dtr))
  28. #define store_tr(tr) __asm__ ("str %0":"=mr" (tr))
  29. #define store_ldt(ldt) __asm__ ("sldt %0":"=mr" (ldt))
  30. /*
  31. * This is the ldt that every process will get unless we need
  32. * something other than this.
  33. */
  34. extern struct desc_struct default_ldt[];
  35. extern void set_intr_gate(unsigned int irq, void * addr);
  36. #define _set_tssldt_desc(n,addr,limit,type) \
  37. __asm__ __volatile__ ("movw %w3,0(%2)\n\t" \
  38. "movw %w1,2(%2)\n\t" \
  39. "rorl $16,%1\n\t" \
  40. "movb %b1,4(%2)\n\t" \
  41. "movb %4,5(%2)\n\t" \
  42. "movb $0,6(%2)\n\t" \
  43. "movb %h1,7(%2)\n\t" \
  44. "rorl $16,%1" \
  45. : "=m"(*(n)) : "q" (addr), "r"(n), "ir"(limit), "i"(type))
  46. static inline void __set_tss_desc(unsigned int cpu, unsigned int entry, void *addr)
  47. {
  48. _set_tssldt_desc(&per_cpu(cpu_gdt_table, cpu)[entry], (int)addr,
  49. offsetof(struct tss_struct, __cacheline_filler) - 1, 0x89);
  50. }
  51. #define set_tss_desc(cpu,addr) __set_tss_desc(cpu, GDT_ENTRY_TSS, addr)
  52. static inline void set_ldt_desc(unsigned int cpu, void *addr, unsigned int size)
  53. {
  54. _set_tssldt_desc(&per_cpu(cpu_gdt_table, cpu)[GDT_ENTRY_LDT], (int)addr, ((size << 3)-1), 0x82);
  55. }
  56. #define LDT_entry_a(info) \
  57. ((((info)->base_addr & 0x0000ffff) << 16) | ((info)->limit & 0x0ffff))
  58. #define LDT_entry_b(info) \
  59. (((info)->base_addr & 0xff000000) | \
  60. (((info)->base_addr & 0x00ff0000) >> 16) | \
  61. ((info)->limit & 0xf0000) | \
  62. (((info)->read_exec_only ^ 1) << 9) | \
  63. ((info)->contents << 10) | \
  64. (((info)->seg_not_present ^ 1) << 15) | \
  65. ((info)->seg_32bit << 22) | \
  66. ((info)->limit_in_pages << 23) | \
  67. ((info)->useable << 20) | \
  68. 0x7000)
  69. #define LDT_empty(info) (\
  70. (info)->base_addr == 0 && \
  71. (info)->limit == 0 && \
  72. (info)->contents == 0 && \
  73. (info)->read_exec_only == 1 && \
  74. (info)->seg_32bit == 0 && \
  75. (info)->limit_in_pages == 0 && \
  76. (info)->seg_not_present == 1 && \
  77. (info)->useable == 0 )
  78. static inline void write_ldt_entry(void *ldt, int entry, __u32 entry_a, __u32 entry_b)
  79. {
  80. __u32 *lp = (__u32 *)((char *)ldt + entry*8);
  81. *lp = entry_a;
  82. *(lp+1) = entry_b;
  83. }
  84. #if TLS_SIZE != 24
  85. # error update this code.
  86. #endif
  87. static inline void load_TLS(struct thread_struct *t, unsigned int cpu)
  88. {
  89. #define C(i) per_cpu(cpu_gdt_table, cpu)[GDT_ENTRY_TLS_MIN + i] = t->tls_array[i]
  90. C(0); C(1); C(2);
  91. #undef C
  92. }
  93. static inline void clear_LDT(void)
  94. {
  95. int cpu = get_cpu();
  96. set_ldt_desc(cpu, &default_ldt[0], 5);
  97. load_LDT_desc();
  98. put_cpu();
  99. }
  100. /*
  101. * load one particular LDT into the current CPU
  102. */
  103. static inline void load_LDT_nolock(mm_context_t *pc, int cpu)
  104. {
  105. void *segments = pc->ldt;
  106. int count = pc->size;
  107. if (likely(!count)) {
  108. segments = &default_ldt[0];
  109. count = 5;
  110. }
  111. set_ldt_desc(cpu, segments, count);
  112. load_LDT_desc();
  113. }
  114. static inline void load_LDT(mm_context_t *pc)
  115. {
  116. int cpu = get_cpu();
  117. load_LDT_nolock(pc, cpu);
  118. put_cpu();
  119. }
  120. static inline unsigned long get_desc_base(unsigned long *desc)
  121. {
  122. unsigned long base;
  123. base = ((desc[0] >> 16) & 0x0000ffff) |
  124. ((desc[1] << 16) & 0x00ff0000) |
  125. (desc[1] & 0xff000000);
  126. return base;
  127. }
  128. #endif /* !__ASSEMBLY__ */
  129. #endif