intelfb.h 5.3 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279
  1. #ifndef _INTELFB_H
  2. #define _INTELFB_H
  3. /* $DHD: intelfb/intelfb.h,v 1.40 2003/06/27 15:06:25 dawes Exp $ */
  4. #include <linux/agp_backend.h>
  5. #include <linux/fb.h>
  6. /*** Version/name ***/
  7. #define INTELFB_VERSION "0.9.2"
  8. #define INTELFB_MODULE_NAME "intelfb"
  9. #define SUPPORTED_CHIPSETS "830M/845G/852GM/855GM/865G/915G"
  10. /*** Debug/feature defines ***/
  11. #ifndef DEBUG
  12. #define DEBUG 0
  13. #endif
  14. #ifndef VERBOSE
  15. #define VERBOSE 0
  16. #endif
  17. #ifndef REGDUMP
  18. #define REGDUMP 0
  19. #endif
  20. #ifndef DETECT_VGA_CLASS_ONLY
  21. #define DETECT_VGA_CLASS_ONLY 1
  22. #endif
  23. #ifndef ALLOCATE_FOR_PANNING
  24. #define ALLOCATE_FOR_PANNING 1
  25. #endif
  26. #ifndef PREFERRED_MODE
  27. #define PREFERRED_MODE "1024x768-32@70"
  28. #endif
  29. /*** hw-related values ***/
  30. /* PCI ids for supported devices */
  31. #define PCI_DEVICE_ID_INTEL_830M 0x3577
  32. #define PCI_DEVICE_ID_INTEL_845G 0x2562
  33. #define PCI_DEVICE_ID_INTEL_85XGM 0x3582
  34. #define PCI_DEVICE_ID_INTEL_865G 0x2572
  35. #define PCI_DEVICE_ID_INTEL_915G 0x2582
  36. /* Size of MMIO region */
  37. #define INTEL_REG_SIZE 0x80000
  38. #define STRIDE_ALIGNMENT 16
  39. #define PALETTE_8_ENTRIES 256
  40. /*** Macros ***/
  41. /* basic arithmetic */
  42. #define KB(x) ((x) * 1024)
  43. #define MB(x) ((x) * 1024 * 1024)
  44. #define BtoKB(x) ((x) / 1024)
  45. #define BtoMB(x) ((x) / 1024 / 1024)
  46. #define GTT_PAGE_SIZE KB(4)
  47. #define ROUND_UP_TO(x, y) (((x) + (y) - 1) / (y) * (y))
  48. #define ROUND_DOWN_TO(x, y) ((x) / (y) * (y))
  49. #define ROUND_UP_TO_PAGE(x) ROUND_UP_TO((x), GTT_PAGE_SIZE)
  50. #define ROUND_DOWN_TO_PAGE(x) ROUND_DOWN_TO((x), GTT_PAGE_SIZE)
  51. /* messages */
  52. #define PFX INTELFB_MODULE_NAME ": "
  53. #define ERR_MSG(fmt, args...) printk(KERN_ERR PFX fmt, ## args)
  54. #define WRN_MSG(fmt, args...) printk(KERN_WARNING PFX fmt, ## args)
  55. #define NOT_MSG(fmt, args...) printk(KERN_NOTICE PFX fmt, ## args)
  56. #define INF_MSG(fmt, args...) printk(KERN_INFO PFX fmt, ## args)
  57. #if DEBUG
  58. #define DBG_MSG(fmt, args...) printk(KERN_DEBUG PFX fmt, ## args)
  59. #else
  60. #define DBG_MSG(fmt, args...) while (0) printk(fmt, ## args)
  61. #endif
  62. /* get commonly used pointers */
  63. #define GET_DINFO(info) (info)->par
  64. /* misc macros */
  65. #define ACCEL(d, i) \
  66. ((d)->accel && !(d)->ring_lockup && \
  67. ((i)->var.accel_flags & FB_ACCELF_TEXT))
  68. /*#define NOACCEL_CHIPSET(d) \
  69. ((d)->chipset != INTEL_865G)*/
  70. #define NOACCEL_CHIPSET(d) \
  71. (0)
  72. #define FIXED_MODE(d) ((d)->fixed_mode)
  73. /*** Driver paramters ***/
  74. #define RINGBUFFER_SIZE KB(64)
  75. #define HW_CURSOR_SIZE KB(4)
  76. /* Intel agpgart driver */
  77. #define AGP_PHYSICAL_MEMORY 2
  78. /*** Data Types ***/
  79. /* supported chipsets */
  80. enum intel_chips {
  81. INTEL_830M,
  82. INTEL_845G,
  83. INTEL_85XGM,
  84. INTEL_852GM,
  85. INTEL_852GME,
  86. INTEL_855GM,
  87. INTEL_855GME,
  88. INTEL_865G,
  89. INTEL_915G
  90. };
  91. struct intelfb_hwstate {
  92. u32 vga0_divisor;
  93. u32 vga1_divisor;
  94. u32 vga_pd;
  95. u32 dpll_a;
  96. u32 dpll_b;
  97. u32 fpa0;
  98. u32 fpa1;
  99. u32 fpb0;
  100. u32 fpb1;
  101. u32 palette_a[PALETTE_8_ENTRIES];
  102. u32 palette_b[PALETTE_8_ENTRIES];
  103. u32 htotal_a;
  104. u32 hblank_a;
  105. u32 hsync_a;
  106. u32 vtotal_a;
  107. u32 vblank_a;
  108. u32 vsync_a;
  109. u32 src_size_a;
  110. u32 bclrpat_a;
  111. u32 htotal_b;
  112. u32 hblank_b;
  113. u32 hsync_b;
  114. u32 vtotal_b;
  115. u32 vblank_b;
  116. u32 vsync_b;
  117. u32 src_size_b;
  118. u32 bclrpat_b;
  119. u32 adpa;
  120. u32 dvoa;
  121. u32 dvob;
  122. u32 dvoc;
  123. u32 dvoa_srcdim;
  124. u32 dvob_srcdim;
  125. u32 dvoc_srcdim;
  126. u32 lvds;
  127. u32 pipe_a_conf;
  128. u32 pipe_b_conf;
  129. u32 disp_arb;
  130. u32 cursor_a_control;
  131. u32 cursor_b_control;
  132. u32 cursor_a_base;
  133. u32 cursor_b_base;
  134. u32 cursor_size;
  135. u32 disp_a_ctrl;
  136. u32 disp_b_ctrl;
  137. u32 disp_a_base;
  138. u32 disp_b_base;
  139. u32 cursor_a_palette[4];
  140. u32 cursor_b_palette[4];
  141. u32 disp_a_stride;
  142. u32 disp_b_stride;
  143. u32 vgacntrl;
  144. u32 add_id;
  145. u32 swf0x[7];
  146. u32 swf1x[7];
  147. u32 swf3x[3];
  148. u32 fence[8];
  149. u32 instpm;
  150. u32 mem_mode;
  151. u32 fw_blc_0;
  152. u32 fw_blc_1;
  153. };
  154. struct intelfb_heap_data {
  155. u32 physical;
  156. u8 __iomem *virtual;
  157. u32 offset; // in GATT pages
  158. u32 size; // in bytes
  159. };
  160. struct intelfb_info {
  161. struct fb_info *info;
  162. struct fb_ops *fbops;
  163. struct pci_dev *pdev;
  164. struct intelfb_hwstate save_state;
  165. /* agpgart structs */
  166. struct agp_memory *gtt_fb_mem; // use all stolen memory or vram
  167. struct agp_memory *gtt_ring_mem; // ring buffer
  168. struct agp_memory *gtt_cursor_mem; // hw cursor
  169. /* use a gart reserved fb mem */
  170. u8 fbmem_gart;
  171. /* mtrr support */
  172. u32 mtrr_reg;
  173. u32 has_mtrr;
  174. /* heap data */
  175. struct intelfb_heap_data aperture;
  176. struct intelfb_heap_data fb;
  177. struct intelfb_heap_data ring;
  178. struct intelfb_heap_data cursor;
  179. /* mmio regs */
  180. u32 mmio_base_phys;
  181. u8 __iomem *mmio_base;
  182. /* fb start offset (in bytes) */
  183. u32 fb_start;
  184. /* ring buffer */
  185. u8 __iomem *ring_head;
  186. u32 ring_tail;
  187. u32 ring_tail_mask;
  188. u32 ring_space;
  189. u32 ring_lockup;
  190. /* palette */
  191. u32 pseudo_palette[17];
  192. /* chip info */
  193. int pci_chipset;
  194. int chipset;
  195. const char *name;
  196. int mobile;
  197. /* current mode */
  198. int bpp, depth;
  199. u32 visual;
  200. int xres, yres, pitch;
  201. int pixclock;
  202. /* current pipe */
  203. int pipe;
  204. /* some flags */
  205. int accel;
  206. int hwcursor;
  207. int fixed_mode;
  208. int ring_active;
  209. /* hw cursor */
  210. int cursor_on;
  211. int cursor_blanked;
  212. u8 cursor_src[64];
  213. /* initial parameters */
  214. int initial_vga;
  215. struct fb_var_screeninfo initial_var;
  216. u32 initial_fb_base;
  217. u32 initial_video_ram;
  218. u32 initial_pitch;
  219. /* driver registered */
  220. int registered;
  221. };
  222. /*** function prototypes ***/
  223. extern int intelfb_var_to_depth(const struct fb_var_screeninfo *var);
  224. #endif /* _INTELFB_H */