imx.c 23 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812813814815816817818819820821822823824825826827828829830831832833834835836837838839840841842843844845846847848849850851852853854855856857858859860861862863864865866867868869870871872873874875876877878879880881882883884885886887888889890891892893894895896897898899900901902903904905906907908909910911912913914915916917918919920921922923924925926927928929930931932933934935936937938939940941942943944945946947948949950951952953954955956957958959960961962963964965966967968969970971972973974975976977978979
  1. /*
  2. * linux/drivers/serial/imx.c
  3. *
  4. * Driver for Motorola IMX serial ports
  5. *
  6. * Based on drivers/char/serial.c, by Linus Torvalds, Theodore Ts'o.
  7. *
  8. * Author: Sascha Hauer <sascha@saschahauer.de>
  9. * Copyright (C) 2004 Pengutronix
  10. *
  11. * This program is free software; you can redistribute it and/or modify
  12. * it under the terms of the GNU General Public License as published by
  13. * the Free Software Foundation; either version 2 of the License, or
  14. * (at your option) any later version.
  15. *
  16. * This program is distributed in the hope that it will be useful,
  17. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  18. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  19. * GNU General Public License for more details.
  20. *
  21. * You should have received a copy of the GNU General Public License
  22. * along with this program; if not, write to the Free Software
  23. * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
  24. *
  25. * [29-Mar-2005] Mike Lee
  26. * Added hardware handshake
  27. */
  28. #include <linux/config.h>
  29. #if defined(CONFIG_SERIAL_IMX_CONSOLE) && defined(CONFIG_MAGIC_SYSRQ)
  30. #define SUPPORT_SYSRQ
  31. #endif
  32. #include <linux/module.h>
  33. #include <linux/ioport.h>
  34. #include <linux/init.h>
  35. #include <linux/console.h>
  36. #include <linux/sysrq.h>
  37. #include <linux/device.h>
  38. #include <linux/tty.h>
  39. #include <linux/tty_flip.h>
  40. #include <linux/serial_core.h>
  41. #include <linux/serial.h>
  42. #include <asm/io.h>
  43. #include <asm/irq.h>
  44. #include <asm/hardware.h>
  45. /* We've been assigned a range on the "Low-density serial ports" major */
  46. #define SERIAL_IMX_MAJOR 204
  47. #define MINOR_START 41
  48. #define NR_PORTS 2
  49. #define IMX_ISR_PASS_LIMIT 256
  50. /*
  51. * This is the size of our serial port register set.
  52. */
  53. #define UART_PORT_SIZE 0x100
  54. /*
  55. * This determines how often we check the modem status signals
  56. * for any change. They generally aren't connected to an IRQ
  57. * so we have to poll them. We also check immediately before
  58. * filling the TX fifo incase CTS has been dropped.
  59. */
  60. #define MCTRL_TIMEOUT (250*HZ/1000)
  61. #define DRIVER_NAME "IMX-uart"
  62. struct imx_port {
  63. struct uart_port port;
  64. struct timer_list timer;
  65. unsigned int old_status;
  66. int txirq,rxirq;
  67. };
  68. /*
  69. * Handle any change of modem status signal since we were last called.
  70. */
  71. static void imx_mctrl_check(struct imx_port *sport)
  72. {
  73. unsigned int status, changed;
  74. status = sport->port.ops->get_mctrl(&sport->port);
  75. changed = status ^ sport->old_status;
  76. if (changed == 0)
  77. return;
  78. sport->old_status = status;
  79. if (changed & TIOCM_RI)
  80. sport->port.icount.rng++;
  81. if (changed & TIOCM_DSR)
  82. sport->port.icount.dsr++;
  83. if (changed & TIOCM_CAR)
  84. uart_handle_dcd_change(&sport->port, status & TIOCM_CAR);
  85. if (changed & TIOCM_CTS)
  86. uart_handle_cts_change(&sport->port, status & TIOCM_CTS);
  87. wake_up_interruptible(&sport->port.info->delta_msr_wait);
  88. }
  89. /*
  90. * This is our per-port timeout handler, for checking the
  91. * modem status signals.
  92. */
  93. static void imx_timeout(unsigned long data)
  94. {
  95. struct imx_port *sport = (struct imx_port *)data;
  96. unsigned long flags;
  97. if (sport->port.info) {
  98. spin_lock_irqsave(&sport->port.lock, flags);
  99. imx_mctrl_check(sport);
  100. spin_unlock_irqrestore(&sport->port.lock, flags);
  101. mod_timer(&sport->timer, jiffies + MCTRL_TIMEOUT);
  102. }
  103. }
  104. /*
  105. * interrupts disabled on entry
  106. */
  107. static void imx_stop_tx(struct uart_port *port)
  108. {
  109. struct imx_port *sport = (struct imx_port *)port;
  110. UCR1((u32)sport->port.membase) &= ~UCR1_TXMPTYEN;
  111. }
  112. /*
  113. * interrupts disabled on entry
  114. */
  115. static void imx_stop_rx(struct uart_port *port)
  116. {
  117. struct imx_port *sport = (struct imx_port *)port;
  118. UCR2((u32)sport->port.membase) &= ~UCR2_RXEN;
  119. }
  120. /*
  121. * Set the modem control timer to fire immediately.
  122. */
  123. static void imx_enable_ms(struct uart_port *port)
  124. {
  125. struct imx_port *sport = (struct imx_port *)port;
  126. mod_timer(&sport->timer, jiffies);
  127. }
  128. static inline void imx_transmit_buffer(struct imx_port *sport)
  129. {
  130. struct circ_buf *xmit = &sport->port.info->xmit;
  131. do {
  132. /* send xmit->buf[xmit->tail]
  133. * out the port here */
  134. URTX0((u32)sport->port.membase) = xmit->buf[xmit->tail];
  135. xmit->tail = (xmit->tail + 1) &
  136. (UART_XMIT_SIZE - 1);
  137. sport->port.icount.tx++;
  138. if (uart_circ_empty(xmit))
  139. break;
  140. } while (!(UTS((u32)sport->port.membase) & UTS_TXFULL));
  141. if (uart_circ_empty(xmit))
  142. imx_stop_tx(&sport->port);
  143. }
  144. /*
  145. * interrupts disabled on entry
  146. */
  147. static void imx_start_tx(struct uart_port *port)
  148. {
  149. struct imx_port *sport = (struct imx_port *)port;
  150. UCR1((u32)sport->port.membase) |= UCR1_TXMPTYEN;
  151. if(UTS((u32)sport->port.membase) & UTS_TXEMPTY)
  152. imx_transmit_buffer(sport);
  153. }
  154. static irqreturn_t imx_txint(int irq, void *dev_id, struct pt_regs *regs)
  155. {
  156. struct imx_port *sport = (struct imx_port *)dev_id;
  157. struct circ_buf *xmit = &sport->port.info->xmit;
  158. unsigned long flags;
  159. spin_lock_irqsave(&sport->port.lock,flags);
  160. if (sport->port.x_char)
  161. {
  162. /* Send next char */
  163. URTX0((u32)sport->port.membase) = sport->port.x_char;
  164. goto out;
  165. }
  166. if (uart_circ_empty(xmit) || uart_tx_stopped(&sport->port)) {
  167. imx_stop_tx(&sport->port);
  168. goto out;
  169. }
  170. imx_transmit_buffer(sport);
  171. if (uart_circ_chars_pending(xmit) < WAKEUP_CHARS)
  172. uart_write_wakeup(&sport->port);
  173. out:
  174. spin_unlock_irqrestore(&sport->port.lock,flags);
  175. return IRQ_HANDLED;
  176. }
  177. static irqreturn_t imx_rxint(int irq, void *dev_id, struct pt_regs *regs)
  178. {
  179. struct imx_port *sport = dev_id;
  180. unsigned int rx,flg,ignored = 0;
  181. struct tty_struct *tty = sport->port.info->tty;
  182. unsigned long flags;
  183. rx = URXD0((u32)sport->port.membase);
  184. spin_lock_irqsave(&sport->port.lock,flags);
  185. do {
  186. flg = TTY_NORMAL;
  187. sport->port.icount.rx++;
  188. if( USR2((u32)sport->port.membase) & USR2_BRCD ) {
  189. USR2((u32)sport->port.membase) |= USR2_BRCD;
  190. if(uart_handle_break(&sport->port))
  191. goto ignore_char;
  192. }
  193. if (uart_handle_sysrq_char
  194. (&sport->port, (unsigned char)rx, regs))
  195. goto ignore_char;
  196. if( rx & (URXD_PRERR | URXD_OVRRUN | URXD_FRMERR) )
  197. goto handle_error;
  198. error_return:
  199. tty_insert_flip_char(tty, rx, flg);
  200. if (tty->flip.count >= TTY_FLIPBUF_SIZE)
  201. goto out;
  202. ignore_char:
  203. rx = URXD0((u32)sport->port.membase);
  204. } while(rx & URXD_CHARRDY);
  205. out:
  206. spin_unlock_irqrestore(&sport->port.lock,flags);
  207. tty_flip_buffer_push(tty);
  208. return IRQ_HANDLED;
  209. handle_error:
  210. if (rx & URXD_PRERR)
  211. sport->port.icount.parity++;
  212. else if (rx & URXD_FRMERR)
  213. sport->port.icount.frame++;
  214. if (rx & URXD_OVRRUN)
  215. sport->port.icount.overrun++;
  216. if (rx & sport->port.ignore_status_mask) {
  217. if (++ignored > 100)
  218. goto out;
  219. goto ignore_char;
  220. }
  221. rx &= sport->port.read_status_mask;
  222. if (rx & URXD_PRERR)
  223. flg = TTY_PARITY;
  224. else if (rx & URXD_FRMERR)
  225. flg = TTY_FRAME;
  226. if (rx & URXD_OVRRUN)
  227. flg = TTY_OVERRUN;
  228. #ifdef SUPPORT_SYSRQ
  229. sport->port.sysrq = 0;
  230. #endif
  231. goto error_return;
  232. }
  233. /*
  234. * Return TIOCSER_TEMT when transmitter is not busy.
  235. */
  236. static unsigned int imx_tx_empty(struct uart_port *port)
  237. {
  238. struct imx_port *sport = (struct imx_port *)port;
  239. return USR2((u32)sport->port.membase) & USR2_TXDC ? TIOCSER_TEMT : 0;
  240. }
  241. /*
  242. * We have a modem side uart, so the meanings of RTS and CTS are inverted.
  243. */
  244. static unsigned int imx_get_mctrl(struct uart_port *port)
  245. {
  246. struct imx_port *sport = (struct imx_port *)port;
  247. unsigned int tmp = TIOCM_DSR | TIOCM_CAR;
  248. if (USR1((u32)sport->port.membase) & USR1_RTSS)
  249. tmp |= TIOCM_CTS;
  250. if (UCR2((u32)sport->port.membase) & UCR2_CTS)
  251. tmp |= TIOCM_RTS;
  252. return tmp;
  253. }
  254. static void imx_set_mctrl(struct uart_port *port, unsigned int mctrl)
  255. {
  256. struct imx_port *sport = (struct imx_port *)port;
  257. if (mctrl & TIOCM_RTS)
  258. UCR2((u32)sport->port.membase) |= UCR2_CTS;
  259. else
  260. UCR2((u32)sport->port.membase) &= ~UCR2_CTS;
  261. }
  262. /*
  263. * Interrupts always disabled.
  264. */
  265. static void imx_break_ctl(struct uart_port *port, int break_state)
  266. {
  267. struct imx_port *sport = (struct imx_port *)port;
  268. unsigned long flags;
  269. spin_lock_irqsave(&sport->port.lock, flags);
  270. if ( break_state != 0 )
  271. UCR1((u32)sport->port.membase) |= UCR1_SNDBRK;
  272. else
  273. UCR1((u32)sport->port.membase) &= ~UCR1_SNDBRK;
  274. spin_unlock_irqrestore(&sport->port.lock, flags);
  275. }
  276. #define TXTL 2 /* reset default */
  277. #define RXTL 1 /* reset default */
  278. static int imx_setup_ufcr(struct imx_port *sport, unsigned int mode)
  279. {
  280. unsigned int val;
  281. unsigned int ufcr_rfdiv;
  282. /* set receiver / transmitter trigger level.
  283. * RFDIV is set such way to satisfy requested uartclk value
  284. */
  285. val = TXTL<<10 | RXTL;
  286. ufcr_rfdiv = (imx_get_perclk1() + sport->port.uartclk / 2) / sport->port.uartclk;
  287. if(!ufcr_rfdiv)
  288. ufcr_rfdiv = 1;
  289. if(ufcr_rfdiv >= 7)
  290. ufcr_rfdiv = 6;
  291. else
  292. ufcr_rfdiv = 6 - ufcr_rfdiv;
  293. val |= UFCR_RFDIV & (ufcr_rfdiv << 7);
  294. UFCR((u32)sport->port.membase) = val;
  295. return 0;
  296. }
  297. static int imx_startup(struct uart_port *port)
  298. {
  299. struct imx_port *sport = (struct imx_port *)port;
  300. int retval;
  301. unsigned long flags;
  302. imx_setup_ufcr(sport, 0);
  303. /* disable the DREN bit (Data Ready interrupt enable) before
  304. * requesting IRQs
  305. */
  306. UCR4((u32)sport->port.membase) &= ~UCR4_DREN;
  307. /*
  308. * Allocate the IRQ
  309. */
  310. retval = request_irq(sport->rxirq, imx_rxint, 0,
  311. DRIVER_NAME, sport);
  312. if (retval) goto error_out2;
  313. retval = request_irq(sport->txirq, imx_txint, 0,
  314. "imx-uart", sport);
  315. if (retval) goto error_out1;
  316. /*
  317. * Finally, clear and enable interrupts
  318. */
  319. UCR1((u32)sport->port.membase) |=
  320. (UCR1_TXMPTYEN | UCR1_RRDYEN | UCR1_UARTEN);
  321. UCR2((u32)sport->port.membase) |= (UCR2_RXEN | UCR2_TXEN);
  322. /*
  323. * Enable modem status interrupts
  324. */
  325. spin_lock_irqsave(&sport->port.lock,flags);
  326. imx_enable_ms(&sport->port);
  327. spin_unlock_irqrestore(&sport->port.lock,flags);
  328. return 0;
  329. error_out1:
  330. free_irq(sport->rxirq, sport);
  331. error_out2:
  332. free_irq(sport->txirq, sport);
  333. return retval;
  334. }
  335. static void imx_shutdown(struct uart_port *port)
  336. {
  337. struct imx_port *sport = (struct imx_port *)port;
  338. /*
  339. * Stop our timer.
  340. */
  341. del_timer_sync(&sport->timer);
  342. /*
  343. * Free the interrupts
  344. */
  345. free_irq(sport->txirq, sport);
  346. free_irq(sport->rxirq, sport);
  347. /*
  348. * Disable all interrupts, port and break condition.
  349. */
  350. UCR1((u32)sport->port.membase) &=
  351. ~(UCR1_TXMPTYEN | UCR1_RRDYEN | UCR1_UARTEN);
  352. }
  353. static void
  354. imx_set_termios(struct uart_port *port, struct termios *termios,
  355. struct termios *old)
  356. {
  357. struct imx_port *sport = (struct imx_port *)port;
  358. unsigned long flags;
  359. unsigned int ucr2, old_ucr1, old_txrxen, baud, quot;
  360. unsigned int old_csize = old ? old->c_cflag & CSIZE : CS8;
  361. /*
  362. * If we don't support modem control lines, don't allow
  363. * these to be set.
  364. */
  365. if (0) {
  366. termios->c_cflag &= ~(HUPCL | CRTSCTS | CMSPAR);
  367. termios->c_cflag |= CLOCAL;
  368. }
  369. /*
  370. * We only support CS7 and CS8.
  371. */
  372. while ((termios->c_cflag & CSIZE) != CS7 &&
  373. (termios->c_cflag & CSIZE) != CS8) {
  374. termios->c_cflag &= ~CSIZE;
  375. termios->c_cflag |= old_csize;
  376. old_csize = CS8;
  377. }
  378. if ((termios->c_cflag & CSIZE) == CS8)
  379. ucr2 = UCR2_WS | UCR2_SRST | UCR2_IRTS;
  380. else
  381. ucr2 = UCR2_SRST | UCR2_IRTS;
  382. if (termios->c_cflag & CRTSCTS) {
  383. ucr2 &= ~UCR2_IRTS;
  384. ucr2 |= UCR2_CTSC;
  385. }
  386. if (termios->c_cflag & CSTOPB)
  387. ucr2 |= UCR2_STPB;
  388. if (termios->c_cflag & PARENB) {
  389. ucr2 |= UCR2_PREN;
  390. if (!(termios->c_cflag & PARODD))
  391. ucr2 |= UCR2_PROE;
  392. }
  393. /*
  394. * Ask the core to calculate the divisor for us.
  395. */
  396. baud = uart_get_baud_rate(port, termios, old, 0, port->uartclk/16);
  397. quot = uart_get_divisor(port, baud);
  398. spin_lock_irqsave(&sport->port.lock, flags);
  399. sport->port.read_status_mask = 0;
  400. if (termios->c_iflag & INPCK)
  401. sport->port.read_status_mask |= (URXD_FRMERR | URXD_PRERR);
  402. if (termios->c_iflag & (BRKINT | PARMRK))
  403. sport->port.read_status_mask |= URXD_BRK;
  404. /*
  405. * Characters to ignore
  406. */
  407. sport->port.ignore_status_mask = 0;
  408. if (termios->c_iflag & IGNPAR)
  409. sport->port.ignore_status_mask |= URXD_PRERR;
  410. if (termios->c_iflag & IGNBRK) {
  411. sport->port.ignore_status_mask |= URXD_BRK;
  412. /*
  413. * If we're ignoring parity and break indicators,
  414. * ignore overruns too (for real raw support).
  415. */
  416. if (termios->c_iflag & IGNPAR)
  417. sport->port.ignore_status_mask |= URXD_OVRRUN;
  418. }
  419. del_timer_sync(&sport->timer);
  420. /*
  421. * Update the per-port timeout.
  422. */
  423. uart_update_timeout(port, termios->c_cflag, baud);
  424. /*
  425. * disable interrupts and drain transmitter
  426. */
  427. old_ucr1 = UCR1((u32)sport->port.membase);
  428. UCR1((u32)sport->port.membase) &= ~(UCR1_TXMPTYEN | UCR1_RRDYEN);
  429. while ( !(USR2((u32)sport->port.membase) & USR2_TXDC))
  430. barrier();
  431. /* then, disable everything */
  432. old_txrxen = UCR2((u32)sport->port.membase) & ( UCR2_TXEN | UCR2_RXEN );
  433. UCR2((u32)sport->port.membase) &= ~( UCR2_TXEN | UCR2_RXEN);
  434. /* set the parity, stop bits and data size */
  435. UCR2((u32)sport->port.membase) = ucr2;
  436. /* set the baud rate. We assume uartclk = 16 MHz
  437. *
  438. * baud * 16 UBIR - 1
  439. * --------- = --------
  440. * uartclk UBMR - 1
  441. */
  442. UBIR((u32)sport->port.membase) = (baud / 100) - 1;
  443. UBMR((u32)sport->port.membase) = 10000 - 1;
  444. UCR1((u32)sport->port.membase) = old_ucr1;
  445. UCR2((u32)sport->port.membase) |= old_txrxen;
  446. if (UART_ENABLE_MS(&sport->port, termios->c_cflag))
  447. imx_enable_ms(&sport->port);
  448. spin_unlock_irqrestore(&sport->port.lock, flags);
  449. }
  450. static const char *imx_type(struct uart_port *port)
  451. {
  452. struct imx_port *sport = (struct imx_port *)port;
  453. return sport->port.type == PORT_IMX ? "IMX" : NULL;
  454. }
  455. /*
  456. * Release the memory region(s) being used by 'port'.
  457. */
  458. static void imx_release_port(struct uart_port *port)
  459. {
  460. struct imx_port *sport = (struct imx_port *)port;
  461. release_mem_region(sport->port.mapbase, UART_PORT_SIZE);
  462. }
  463. /*
  464. * Request the memory region(s) being used by 'port'.
  465. */
  466. static int imx_request_port(struct uart_port *port)
  467. {
  468. struct imx_port *sport = (struct imx_port *)port;
  469. return request_mem_region(sport->port.mapbase, UART_PORT_SIZE,
  470. "imx-uart") != NULL ? 0 : -EBUSY;
  471. }
  472. /*
  473. * Configure/autoconfigure the port.
  474. */
  475. static void imx_config_port(struct uart_port *port, int flags)
  476. {
  477. struct imx_port *sport = (struct imx_port *)port;
  478. if (flags & UART_CONFIG_TYPE &&
  479. imx_request_port(&sport->port) == 0)
  480. sport->port.type = PORT_IMX;
  481. }
  482. /*
  483. * Verify the new serial_struct (for TIOCSSERIAL).
  484. * The only change we allow are to the flags and type, and
  485. * even then only between PORT_IMX and PORT_UNKNOWN
  486. */
  487. static int
  488. imx_verify_port(struct uart_port *port, struct serial_struct *ser)
  489. {
  490. struct imx_port *sport = (struct imx_port *)port;
  491. int ret = 0;
  492. if (ser->type != PORT_UNKNOWN && ser->type != PORT_IMX)
  493. ret = -EINVAL;
  494. if (sport->port.irq != ser->irq)
  495. ret = -EINVAL;
  496. if (ser->io_type != UPIO_MEM)
  497. ret = -EINVAL;
  498. if (sport->port.uartclk / 16 != ser->baud_base)
  499. ret = -EINVAL;
  500. if ((void *)sport->port.mapbase != ser->iomem_base)
  501. ret = -EINVAL;
  502. if (sport->port.iobase != ser->port)
  503. ret = -EINVAL;
  504. if (ser->hub6 != 0)
  505. ret = -EINVAL;
  506. return ret;
  507. }
  508. static struct uart_ops imx_pops = {
  509. .tx_empty = imx_tx_empty,
  510. .set_mctrl = imx_set_mctrl,
  511. .get_mctrl = imx_get_mctrl,
  512. .stop_tx = imx_stop_tx,
  513. .start_tx = imx_start_tx,
  514. .stop_rx = imx_stop_rx,
  515. .enable_ms = imx_enable_ms,
  516. .break_ctl = imx_break_ctl,
  517. .startup = imx_startup,
  518. .shutdown = imx_shutdown,
  519. .set_termios = imx_set_termios,
  520. .type = imx_type,
  521. .release_port = imx_release_port,
  522. .request_port = imx_request_port,
  523. .config_port = imx_config_port,
  524. .verify_port = imx_verify_port,
  525. };
  526. static struct imx_port imx_ports[] = {
  527. {
  528. .txirq = UART1_MINT_TX,
  529. .rxirq = UART1_MINT_RX,
  530. .port = {
  531. .type = PORT_IMX,
  532. .iotype = SERIAL_IO_MEM,
  533. .membase = (void *)IMX_UART1_BASE,
  534. .mapbase = IMX_UART1_BASE, /* FIXME */
  535. .irq = UART1_MINT_RX,
  536. .uartclk = 16000000,
  537. .fifosize = 8,
  538. .flags = ASYNC_BOOT_AUTOCONF,
  539. .ops = &imx_pops,
  540. .line = 0,
  541. },
  542. }, {
  543. .txirq = UART2_MINT_TX,
  544. .rxirq = UART2_MINT_RX,
  545. .port = {
  546. .type = PORT_IMX,
  547. .iotype = SERIAL_IO_MEM,
  548. .membase = (void *)IMX_UART2_BASE,
  549. .mapbase = IMX_UART2_BASE, /* FIXME */
  550. .irq = UART2_MINT_RX,
  551. .uartclk = 16000000,
  552. .fifosize = 8,
  553. .flags = ASYNC_BOOT_AUTOCONF,
  554. .ops = &imx_pops,
  555. .line = 1,
  556. },
  557. }
  558. };
  559. /*
  560. * Setup the IMX serial ports.
  561. * Note also that we support "console=ttySMXx" where "x" is either 0 or 1.
  562. * Which serial port this ends up being depends on the machine you're
  563. * running this kernel on. I'm not convinced that this is a good idea,
  564. * but that's the way it traditionally works.
  565. *
  566. */
  567. static void __init imx_init_ports(void)
  568. {
  569. static int first = 1;
  570. int i;
  571. if (!first)
  572. return;
  573. first = 0;
  574. for (i = 0; i < ARRAY_SIZE(imx_ports); i++) {
  575. init_timer(&imx_ports[i].timer);
  576. imx_ports[i].timer.function = imx_timeout;
  577. imx_ports[i].timer.data = (unsigned long)&imx_ports[i];
  578. }
  579. imx_gpio_mode(PC9_PF_UART1_CTS);
  580. imx_gpio_mode(PC10_PF_UART1_RTS);
  581. imx_gpio_mode(PC11_PF_UART1_TXD);
  582. imx_gpio_mode(PC12_PF_UART1_RXD);
  583. imx_gpio_mode(PB28_PF_UART2_CTS);
  584. imx_gpio_mode(PB29_PF_UART2_RTS);
  585. imx_gpio_mode(PB30_PF_UART2_TXD);
  586. imx_gpio_mode(PB31_PF_UART2_RXD);
  587. #if 0 /* We don't need these, on the mx1 the _modem_ side of the uart
  588. * is implemented.
  589. */
  590. imx_gpio_mode(PD7_AF_UART2_DTR);
  591. imx_gpio_mode(PD8_AF_UART2_DCD);
  592. imx_gpio_mode(PD9_AF_UART2_RI);
  593. imx_gpio_mode(PD10_AF_UART2_DSR);
  594. #endif
  595. }
  596. #ifdef CONFIG_SERIAL_IMX_CONSOLE
  597. /*
  598. * Interrupts are disabled on entering
  599. */
  600. static void
  601. imx_console_write(struct console *co, const char *s, unsigned int count)
  602. {
  603. struct imx_port *sport = &imx_ports[co->index];
  604. unsigned int old_ucr1, old_ucr2, i;
  605. /*
  606. * First, save UCR1/2 and then disable interrupts
  607. */
  608. old_ucr1 = UCR1((u32)sport->port.membase);
  609. old_ucr2 = UCR2((u32)sport->port.membase);
  610. UCR1((u32)sport->port.membase) =
  611. (old_ucr1 | UCR1_UARTCLKEN | UCR1_UARTEN)
  612. & ~(UCR1_TXMPTYEN | UCR1_RRDYEN);
  613. UCR2((u32)sport->port.membase) = old_ucr2 | UCR2_TXEN;
  614. /*
  615. * Now, do each character
  616. */
  617. for (i = 0; i < count; i++) {
  618. while ((UTS((u32)sport->port.membase) & UTS_TXFULL))
  619. barrier();
  620. URTX0((u32)sport->port.membase) = s[i];
  621. if (s[i] == '\n') {
  622. while ((UTS((u32)sport->port.membase) & UTS_TXFULL))
  623. barrier();
  624. URTX0((u32)sport->port.membase) = '\r';
  625. }
  626. }
  627. /*
  628. * Finally, wait for transmitter to become empty
  629. * and restore UCR1/2
  630. */
  631. while (!(USR2((u32)sport->port.membase) & USR2_TXDC));
  632. UCR1((u32)sport->port.membase) = old_ucr1;
  633. UCR2((u32)sport->port.membase) = old_ucr2;
  634. }
  635. /*
  636. * If the port was already initialised (eg, by a boot loader),
  637. * try to determine the current setup.
  638. */
  639. static void __init
  640. imx_console_get_options(struct imx_port *sport, int *baud,
  641. int *parity, int *bits)
  642. {
  643. if ( UCR1((u32)sport->port.membase) | UCR1_UARTEN ) {
  644. /* ok, the port was enabled */
  645. unsigned int ucr2, ubir,ubmr, uartclk;
  646. unsigned int baud_raw;
  647. unsigned int ucfr_rfdiv;
  648. ucr2 = UCR2((u32)sport->port.membase);
  649. *parity = 'n';
  650. if (ucr2 & UCR2_PREN) {
  651. if (ucr2 & UCR2_PROE)
  652. *parity = 'o';
  653. else
  654. *parity = 'e';
  655. }
  656. if (ucr2 & UCR2_WS)
  657. *bits = 8;
  658. else
  659. *bits = 7;
  660. ubir = UBIR((u32)sport->port.membase) & 0xffff;
  661. ubmr = UBMR((u32)sport->port.membase) & 0xffff;
  662. ucfr_rfdiv = (UFCR((u32)sport->port.membase) & UFCR_RFDIV) >> 7;
  663. if (ucfr_rfdiv == 6)
  664. ucfr_rfdiv = 7;
  665. else
  666. ucfr_rfdiv = 6 - ucfr_rfdiv;
  667. uartclk = imx_get_perclk1();
  668. uartclk /= ucfr_rfdiv;
  669. { /*
  670. * The next code provides exact computation of
  671. * baud_raw = round(((uartclk/16) * (ubir + 1)) / (ubmr + 1))
  672. * without need of float support or long long division,
  673. * which would be required to prevent 32bit arithmetic overflow
  674. */
  675. unsigned int mul = ubir + 1;
  676. unsigned int div = 16 * (ubmr + 1);
  677. unsigned int rem = uartclk % div;
  678. baud_raw = (uartclk / div) * mul;
  679. baud_raw += (rem * mul + div / 2) / div;
  680. *baud = (baud_raw + 50) / 100 * 100;
  681. }
  682. if(*baud != baud_raw)
  683. printk(KERN_INFO "Serial: Console IMX rounded baud rate from %d to %d\n",
  684. baud_raw, *baud);
  685. }
  686. }
  687. static int __init
  688. imx_console_setup(struct console *co, char *options)
  689. {
  690. struct imx_port *sport;
  691. int baud = 9600;
  692. int bits = 8;
  693. int parity = 'n';
  694. int flow = 'n';
  695. /*
  696. * Check whether an invalid uart number has been specified, and
  697. * if so, search for the first available port that does have
  698. * console support.
  699. */
  700. if (co->index == -1 || co->index >= ARRAY_SIZE(imx_ports))
  701. co->index = 0;
  702. sport = &imx_ports[co->index];
  703. if (options)
  704. uart_parse_options(options, &baud, &parity, &bits, &flow);
  705. else
  706. imx_console_get_options(sport, &baud, &parity, &bits);
  707. imx_setup_ufcr(sport, 0);
  708. return uart_set_options(&sport->port, co, baud, parity, bits, flow);
  709. }
  710. extern struct uart_driver imx_reg;
  711. static struct console imx_console = {
  712. .name = "ttySMX",
  713. .write = imx_console_write,
  714. .device = uart_console_device,
  715. .setup = imx_console_setup,
  716. .flags = CON_PRINTBUFFER,
  717. .index = -1,
  718. .data = &imx_reg,
  719. };
  720. static int __init imx_rs_console_init(void)
  721. {
  722. imx_init_ports();
  723. register_console(&imx_console);
  724. return 0;
  725. }
  726. console_initcall(imx_rs_console_init);
  727. #define IMX_CONSOLE &imx_console
  728. #else
  729. #define IMX_CONSOLE NULL
  730. #endif
  731. static struct uart_driver imx_reg = {
  732. .owner = THIS_MODULE,
  733. .driver_name = DRIVER_NAME,
  734. .dev_name = "ttySMX",
  735. .devfs_name = "ttsmx/",
  736. .major = SERIAL_IMX_MAJOR,
  737. .minor = MINOR_START,
  738. .nr = ARRAY_SIZE(imx_ports),
  739. .cons = IMX_CONSOLE,
  740. };
  741. static int serial_imx_suspend(struct device *_dev, pm_message_t state, u32 level)
  742. {
  743. struct imx_port *sport = dev_get_drvdata(_dev);
  744. if (sport && level == SUSPEND_DISABLE)
  745. uart_suspend_port(&imx_reg, &sport->port);
  746. return 0;
  747. }
  748. static int serial_imx_resume(struct device *_dev, u32 level)
  749. {
  750. struct imx_port *sport = dev_get_drvdata(_dev);
  751. if (sport && level == RESUME_ENABLE)
  752. uart_resume_port(&imx_reg, &sport->port);
  753. return 0;
  754. }
  755. static int serial_imx_probe(struct device *_dev)
  756. {
  757. struct platform_device *dev = to_platform_device(_dev);
  758. imx_ports[dev->id].port.dev = _dev;
  759. uart_add_one_port(&imx_reg, &imx_ports[dev->id].port);
  760. dev_set_drvdata(_dev, &imx_ports[dev->id]);
  761. return 0;
  762. }
  763. static int serial_imx_remove(struct device *_dev)
  764. {
  765. struct imx_port *sport = dev_get_drvdata(_dev);
  766. dev_set_drvdata(_dev, NULL);
  767. if (sport)
  768. uart_remove_one_port(&imx_reg, &sport->port);
  769. return 0;
  770. }
  771. static struct device_driver serial_imx_driver = {
  772. .name = "imx-uart",
  773. .bus = &platform_bus_type,
  774. .probe = serial_imx_probe,
  775. .remove = serial_imx_remove,
  776. .suspend = serial_imx_suspend,
  777. .resume = serial_imx_resume,
  778. };
  779. static int __init imx_serial_init(void)
  780. {
  781. int ret;
  782. printk(KERN_INFO "Serial: IMX driver\n");
  783. imx_init_ports();
  784. ret = uart_register_driver(&imx_reg);
  785. if (ret)
  786. return ret;
  787. ret = driver_register(&serial_imx_driver);
  788. if (ret != 0)
  789. uart_unregister_driver(&imx_reg);
  790. return 0;
  791. }
  792. static void __exit imx_serial_exit(void)
  793. {
  794. uart_unregister_driver(&imx_reg);
  795. }
  796. module_init(imx_serial_init);
  797. module_exit(imx_serial_exit);
  798. MODULE_AUTHOR("Sascha Hauer");
  799. MODULE_DESCRIPTION("IMX generic serial port driver");
  800. MODULE_LICENSE("GPL");