smctr.c 187 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812813814815816817818819820821822823824825826827828829830831832833834835836837838839840841842843844845846847848849850851852853854855856857858859860861862863864865866867868869870871872873874875876877878879880881882883884885886887888889890891892893894895896897898899900901902903904905906907908909910911912913914915916917918919920921922923924925926927928929930931932933934935936937938939940941942943944945946947948949950951952953954955956957958959960961962963964965966967968969970971972973974975976977978979980981982983984985986987988989990991992993994995996997998999100010011002100310041005100610071008100910101011101210131014101510161017101810191020102110221023102410251026102710281029103010311032103310341035103610371038103910401041104210431044104510461047104810491050105110521053105410551056105710581059106010611062106310641065106610671068106910701071107210731074107510761077107810791080108110821083108410851086108710881089109010911092109310941095109610971098109911001101110211031104110511061107110811091110111111121113111411151116111711181119112011211122112311241125112611271128112911301131113211331134113511361137113811391140114111421143114411451146114711481149115011511152115311541155115611571158115911601161116211631164116511661167116811691170117111721173117411751176117711781179118011811182118311841185118611871188118911901191119211931194119511961197119811991200120112021203120412051206120712081209121012111212121312141215121612171218121912201221122212231224122512261227122812291230123112321233123412351236123712381239124012411242124312441245124612471248124912501251125212531254125512561257125812591260126112621263126412651266126712681269127012711272127312741275127612771278127912801281128212831284128512861287128812891290129112921293129412951296129712981299130013011302130313041305130613071308130913101311131213131314131513161317131813191320132113221323132413251326132713281329133013311332133313341335133613371338133913401341134213431344134513461347134813491350135113521353135413551356135713581359136013611362136313641365136613671368136913701371137213731374137513761377137813791380138113821383138413851386138713881389139013911392139313941395139613971398139914001401140214031404140514061407140814091410141114121413141414151416141714181419142014211422142314241425142614271428142914301431143214331434143514361437143814391440144114421443144414451446144714481449145014511452145314541455145614571458145914601461146214631464146514661467146814691470147114721473147414751476147714781479148014811482148314841485148614871488148914901491149214931494149514961497149814991500150115021503150415051506150715081509151015111512151315141515151615171518151915201521152215231524152515261527152815291530153115321533153415351536153715381539154015411542154315441545154615471548154915501551155215531554155515561557155815591560156115621563156415651566156715681569157015711572157315741575157615771578157915801581158215831584158515861587158815891590159115921593159415951596159715981599160016011602160316041605160616071608160916101611161216131614161516161617161816191620162116221623162416251626162716281629163016311632163316341635163616371638163916401641164216431644164516461647164816491650165116521653165416551656165716581659166016611662166316641665166616671668166916701671167216731674167516761677167816791680168116821683168416851686168716881689169016911692169316941695169616971698169917001701170217031704170517061707170817091710171117121713171417151716171717181719172017211722172317241725172617271728172917301731173217331734173517361737173817391740174117421743174417451746174717481749175017511752175317541755175617571758175917601761176217631764176517661767176817691770177117721773177417751776177717781779178017811782178317841785178617871788178917901791179217931794179517961797179817991800180118021803180418051806180718081809181018111812181318141815181618171818181918201821182218231824182518261827182818291830183118321833183418351836183718381839184018411842184318441845184618471848184918501851185218531854185518561857185818591860186118621863186418651866186718681869187018711872187318741875187618771878187918801881188218831884188518861887188818891890189118921893189418951896189718981899190019011902190319041905190619071908190919101911191219131914191519161917191819191920192119221923192419251926192719281929193019311932193319341935193619371938193919401941194219431944194519461947194819491950195119521953195419551956195719581959196019611962196319641965196619671968196919701971197219731974197519761977197819791980198119821983198419851986198719881989199019911992199319941995199619971998199920002001200220032004200520062007200820092010201120122013201420152016201720182019202020212022202320242025202620272028202920302031203220332034203520362037203820392040204120422043204420452046204720482049205020512052205320542055205620572058205920602061206220632064206520662067206820692070207120722073207420752076207720782079208020812082208320842085208620872088208920902091209220932094209520962097209820992100210121022103210421052106210721082109211021112112211321142115211621172118211921202121212221232124212521262127212821292130213121322133213421352136213721382139214021412142214321442145214621472148214921502151215221532154215521562157215821592160216121622163216421652166216721682169217021712172217321742175217621772178217921802181218221832184218521862187218821892190219121922193219421952196219721982199220022012202220322042205220622072208220922102211221222132214221522162217221822192220222122222223222422252226222722282229223022312232223322342235223622372238223922402241224222432244224522462247224822492250225122522253225422552256225722582259226022612262226322642265226622672268226922702271227222732274227522762277227822792280228122822283228422852286228722882289229022912292229322942295229622972298229923002301230223032304230523062307230823092310231123122313231423152316231723182319232023212322232323242325232623272328232923302331233223332334233523362337233823392340234123422343234423452346234723482349235023512352235323542355235623572358235923602361236223632364236523662367236823692370237123722373237423752376237723782379238023812382238323842385238623872388238923902391239223932394239523962397239823992400240124022403240424052406240724082409241024112412241324142415241624172418241924202421242224232424242524262427242824292430243124322433243424352436243724382439244024412442244324442445244624472448244924502451245224532454245524562457245824592460246124622463246424652466246724682469247024712472247324742475247624772478247924802481248224832484248524862487248824892490249124922493249424952496249724982499250025012502250325042505250625072508250925102511251225132514251525162517251825192520252125222523252425252526252725282529253025312532253325342535253625372538253925402541254225432544254525462547254825492550255125522553255425552556255725582559256025612562256325642565256625672568256925702571257225732574257525762577257825792580258125822583258425852586258725882589259025912592259325942595259625972598259926002601260226032604260526062607260826092610261126122613261426152616261726182619262026212622262326242625262626272628262926302631263226332634263526362637263826392640264126422643264426452646264726482649265026512652265326542655265626572658265926602661266226632664266526662667266826692670267126722673267426752676267726782679268026812682268326842685268626872688268926902691269226932694269526962697269826992700270127022703270427052706270727082709271027112712271327142715271627172718271927202721272227232724272527262727272827292730273127322733273427352736273727382739274027412742274327442745274627472748274927502751275227532754275527562757275827592760276127622763276427652766276727682769277027712772277327742775277627772778277927802781278227832784278527862787278827892790279127922793279427952796279727982799280028012802280328042805280628072808280928102811281228132814281528162817281828192820282128222823282428252826282728282829283028312832283328342835283628372838283928402841284228432844284528462847284828492850285128522853285428552856285728582859286028612862286328642865286628672868286928702871287228732874287528762877287828792880288128822883288428852886288728882889289028912892289328942895289628972898289929002901290229032904290529062907290829092910291129122913291429152916291729182919292029212922292329242925292629272928292929302931293229332934293529362937293829392940294129422943294429452946294729482949295029512952295329542955295629572958295929602961296229632964296529662967296829692970297129722973297429752976297729782979298029812982298329842985298629872988298929902991299229932994299529962997299829993000300130023003300430053006300730083009301030113012301330143015301630173018301930203021302230233024302530263027302830293030303130323033303430353036303730383039304030413042304330443045304630473048304930503051305230533054305530563057305830593060306130623063306430653066306730683069307030713072307330743075307630773078307930803081308230833084308530863087308830893090309130923093309430953096309730983099310031013102310331043105310631073108310931103111311231133114311531163117311831193120312131223123312431253126312731283129313031313132313331343135313631373138313931403141314231433144314531463147314831493150315131523153315431553156315731583159316031613162316331643165316631673168316931703171317231733174317531763177317831793180318131823183318431853186318731883189319031913192319331943195319631973198319932003201320232033204320532063207320832093210321132123213321432153216321732183219322032213222322332243225322632273228322932303231323232333234323532363237323832393240324132423243324432453246324732483249325032513252325332543255325632573258325932603261326232633264326532663267326832693270327132723273327432753276327732783279328032813282328332843285328632873288328932903291329232933294329532963297329832993300330133023303330433053306330733083309331033113312331333143315331633173318331933203321332233233324332533263327332833293330333133323333333433353336333733383339334033413342334333443345334633473348334933503351335233533354335533563357335833593360336133623363336433653366336733683369337033713372337333743375337633773378337933803381338233833384338533863387338833893390339133923393339433953396339733983399340034013402340334043405340634073408340934103411341234133414341534163417341834193420342134223423342434253426342734283429343034313432343334343435343634373438343934403441344234433444344534463447344834493450345134523453345434553456345734583459346034613462346334643465346634673468346934703471347234733474347534763477347834793480348134823483348434853486348734883489349034913492349334943495349634973498349935003501350235033504350535063507350835093510351135123513351435153516351735183519352035213522352335243525352635273528352935303531353235333534353535363537353835393540354135423543354435453546354735483549355035513552355335543555355635573558355935603561356235633564356535663567356835693570357135723573357435753576357735783579358035813582358335843585358635873588358935903591359235933594359535963597359835993600360136023603360436053606360736083609361036113612361336143615361636173618361936203621362236233624362536263627362836293630363136323633363436353636363736383639364036413642364336443645364636473648364936503651365236533654365536563657365836593660366136623663366436653666366736683669367036713672367336743675367636773678367936803681368236833684368536863687368836893690369136923693369436953696369736983699370037013702370337043705370637073708370937103711371237133714371537163717371837193720372137223723372437253726372737283729373037313732373337343735373637373738373937403741374237433744374537463747374837493750375137523753375437553756375737583759376037613762376337643765376637673768376937703771377237733774377537763777377837793780378137823783378437853786378737883789379037913792379337943795379637973798379938003801380238033804380538063807380838093810381138123813381438153816381738183819382038213822382338243825382638273828382938303831383238333834383538363837383838393840384138423843384438453846384738483849385038513852385338543855385638573858385938603861386238633864386538663867386838693870387138723873387438753876387738783879388038813882388338843885388638873888388938903891389238933894389538963897389838993900390139023903390439053906390739083909391039113912391339143915391639173918391939203921392239233924392539263927392839293930393139323933393439353936393739383939394039413942394339443945394639473948394939503951395239533954395539563957395839593960396139623963396439653966396739683969397039713972397339743975397639773978397939803981398239833984398539863987398839893990399139923993399439953996399739983999400040014002400340044005400640074008400940104011401240134014401540164017401840194020402140224023402440254026402740284029403040314032403340344035403640374038403940404041404240434044404540464047404840494050405140524053405440554056405740584059406040614062406340644065406640674068406940704071407240734074407540764077407840794080408140824083408440854086408740884089409040914092409340944095409640974098409941004101410241034104410541064107410841094110411141124113411441154116411741184119412041214122412341244125412641274128412941304131413241334134413541364137413841394140414141424143414441454146414741484149415041514152415341544155415641574158415941604161416241634164416541664167416841694170417141724173417441754176417741784179418041814182418341844185418641874188418941904191419241934194419541964197419841994200420142024203420442054206420742084209421042114212421342144215421642174218421942204221422242234224422542264227422842294230423142324233423442354236423742384239424042414242424342444245424642474248424942504251425242534254425542564257425842594260426142624263426442654266426742684269427042714272427342744275427642774278427942804281428242834284428542864287428842894290429142924293429442954296429742984299430043014302430343044305430643074308430943104311431243134314431543164317431843194320432143224323432443254326432743284329433043314332433343344335433643374338433943404341434243434344434543464347434843494350435143524353435443554356435743584359436043614362436343644365436643674368436943704371437243734374437543764377437843794380438143824383438443854386438743884389439043914392439343944395439643974398439944004401440244034404440544064407440844094410441144124413441444154416441744184419442044214422442344244425442644274428442944304431443244334434443544364437443844394440444144424443444444454446444744484449445044514452445344544455445644574458445944604461446244634464446544664467446844694470447144724473447444754476447744784479448044814482448344844485448644874488448944904491449244934494449544964497449844994500450145024503450445054506450745084509451045114512451345144515451645174518451945204521452245234524452545264527452845294530453145324533453445354536453745384539454045414542454345444545454645474548454945504551455245534554455545564557455845594560456145624563456445654566456745684569457045714572457345744575457645774578457945804581458245834584458545864587458845894590459145924593459445954596459745984599460046014602460346044605460646074608460946104611461246134614461546164617461846194620462146224623462446254626462746284629463046314632463346344635463646374638463946404641464246434644464546464647464846494650465146524653465446554656465746584659466046614662466346644665466646674668466946704671467246734674467546764677467846794680468146824683468446854686468746884689469046914692469346944695469646974698469947004701470247034704470547064707470847094710471147124713471447154716471747184719472047214722472347244725472647274728472947304731473247334734473547364737473847394740474147424743474447454746474747484749475047514752475347544755475647574758475947604761476247634764476547664767476847694770477147724773477447754776477747784779478047814782478347844785478647874788478947904791479247934794479547964797479847994800480148024803480448054806480748084809481048114812481348144815481648174818481948204821482248234824482548264827482848294830483148324833483448354836483748384839484048414842484348444845484648474848484948504851485248534854485548564857485848594860486148624863486448654866486748684869487048714872487348744875487648774878487948804881488248834884488548864887488848894890489148924893489448954896489748984899490049014902490349044905490649074908490949104911491249134914491549164917491849194920492149224923492449254926492749284929493049314932493349344935493649374938493949404941494249434944494549464947494849494950495149524953495449554956495749584959496049614962496349644965496649674968496949704971497249734974497549764977497849794980498149824983498449854986498749884989499049914992499349944995499649974998499950005001500250035004500550065007500850095010501150125013501450155016501750185019502050215022502350245025502650275028502950305031503250335034503550365037503850395040504150425043504450455046504750485049505050515052505350545055505650575058505950605061506250635064506550665067506850695070507150725073507450755076507750785079508050815082508350845085508650875088508950905091509250935094509550965097509850995100510151025103510451055106510751085109511051115112511351145115511651175118511951205121512251235124512551265127512851295130513151325133513451355136513751385139514051415142514351445145514651475148514951505151515251535154515551565157515851595160516151625163516451655166516751685169517051715172517351745175517651775178517951805181518251835184518551865187518851895190519151925193519451955196519751985199520052015202520352045205520652075208520952105211521252135214521552165217521852195220522152225223522452255226522752285229523052315232523352345235523652375238523952405241524252435244524552465247524852495250525152525253525452555256525752585259526052615262526352645265526652675268526952705271527252735274527552765277527852795280528152825283528452855286528752885289529052915292529352945295529652975298529953005301530253035304530553065307530853095310531153125313531453155316531753185319532053215322532353245325532653275328532953305331533253335334533553365337533853395340534153425343534453455346534753485349535053515352535353545355535653575358535953605361536253635364536553665367536853695370537153725373537453755376537753785379538053815382538353845385538653875388538953905391539253935394539553965397539853995400540154025403540454055406540754085409541054115412541354145415541654175418541954205421542254235424542554265427542854295430543154325433543454355436543754385439544054415442544354445445544654475448544954505451545254535454545554565457545854595460546154625463546454655466546754685469547054715472547354745475547654775478547954805481548254835484548554865487548854895490549154925493549454955496549754985499550055015502550355045505550655075508550955105511551255135514551555165517551855195520552155225523552455255526552755285529553055315532553355345535553655375538553955405541554255435544554555465547554855495550555155525553555455555556555755585559556055615562556355645565556655675568556955705571557255735574557555765577557855795580558155825583558455855586558755885589559055915592559355945595559655975598559956005601560256035604560556065607560856095610561156125613561456155616561756185619562056215622562356245625562656275628562956305631563256335634563556365637563856395640564156425643564456455646564756485649565056515652565356545655565656575658565956605661566256635664566556665667566856695670567156725673567456755676567756785679568056815682568356845685568656875688568956905691569256935694569556965697569856995700570157025703570457055706570757085709571057115712571357145715571657175718571957205721572257235724572557265727572857295730573157325733573457355736573757385739574057415742
  1. /*
  2. * smctr.c: A network driver for the SMC Token Ring Adapters.
  3. *
  4. * Written by Jay Schulist <jschlst@samba.org>
  5. *
  6. * This software may be used and distributed according to the terms
  7. * of the GNU General Public License, incorporated herein by reference.
  8. *
  9. * This device driver works with the following SMC adapters:
  10. * - SMC TokenCard Elite (8115T, chips 825/584)
  11. * - SMC TokenCard Elite/A MCA (8115T/A, chips 825/594)
  12. *
  13. * Source(s):
  14. * - SMC TokenCard SDK.
  15. *
  16. * Maintainer(s):
  17. * JS Jay Schulist <jschlst@samba.org>
  18. *
  19. * Changes:
  20. * 07102000 JS Fixed a timing problem in smctr_wait_cmd();
  21. * Also added a bit more discriptive error msgs.
  22. * 07122000 JS Fixed problem with detecting a card with
  23. * module io/irq/mem specified.
  24. *
  25. * To do:
  26. * 1. Multicast support.
  27. *
  28. * Initial 2.5 cleanup Alan Cox <alan@redhat.com> 2002/10/28
  29. */
  30. #include <linux/module.h>
  31. #include <linux/config.h>
  32. #include <linux/kernel.h>
  33. #include <linux/types.h>
  34. #include <linux/fcntl.h>
  35. #include <linux/interrupt.h>
  36. #include <linux/ptrace.h>
  37. #include <linux/ioport.h>
  38. #include <linux/in.h>
  39. #include <linux/slab.h>
  40. #include <linux/string.h>
  41. #include <linux/time.h>
  42. #include <linux/errno.h>
  43. #include <linux/init.h>
  44. #include <linux/pci.h>
  45. #include <linux/mca-legacy.h>
  46. #include <linux/delay.h>
  47. #include <linux/netdevice.h>
  48. #include <linux/etherdevice.h>
  49. #include <linux/skbuff.h>
  50. #include <linux/trdevice.h>
  51. #include <linux/bitops.h>
  52. #include <asm/system.h>
  53. #include <asm/io.h>
  54. #include <asm/dma.h>
  55. #include <asm/irq.h>
  56. #if BITS_PER_LONG == 64
  57. #error FIXME: driver does not support 64-bit platforms
  58. #endif
  59. #include "smctr.h" /* Our Stuff */
  60. #include "smctr_firmware.h" /* SMC adapter firmware */
  61. static char version[] __initdata = KERN_INFO "smctr.c: v1.4 7/12/00 by jschlst@samba.org\n";
  62. static const char cardname[] = "smctr";
  63. #define SMCTR_IO_EXTENT 20
  64. #ifdef CONFIG_MCA_LEGACY
  65. static unsigned int smctr_posid = 0x6ec6;
  66. #endif
  67. static int ringspeed;
  68. /* SMC Name of the Adapter. */
  69. static char smctr_name[] = "SMC TokenCard";
  70. static char *smctr_model = "Unknown";
  71. /* Use 0 for production, 1 for verification, 2 for debug, and
  72. * 3 for very verbose debug.
  73. */
  74. #ifndef SMCTR_DEBUG
  75. #define SMCTR_DEBUG 1
  76. #endif
  77. static unsigned int smctr_debug = SMCTR_DEBUG;
  78. /* smctr.c prototypes and functions are arranged alphabeticly
  79. * for clearity, maintainability and pure old fashion fun.
  80. */
  81. /* A */
  82. static int smctr_alloc_shared_memory(struct net_device *dev);
  83. /* B */
  84. static int smctr_bypass_state(struct net_device *dev);
  85. /* C */
  86. static int smctr_checksum_firmware(struct net_device *dev);
  87. static int __init smctr_chk_isa(struct net_device *dev);
  88. static int smctr_chg_rx_mask(struct net_device *dev);
  89. static int smctr_clear_int(struct net_device *dev);
  90. static int smctr_clear_trc_reset(int ioaddr);
  91. static int smctr_close(struct net_device *dev);
  92. /* D */
  93. static int smctr_decode_firmware(struct net_device *dev);
  94. static int smctr_disable_16bit(struct net_device *dev);
  95. static int smctr_disable_adapter_ctrl_store(struct net_device *dev);
  96. static int smctr_disable_bic_int(struct net_device *dev);
  97. /* E */
  98. static int smctr_enable_16bit(struct net_device *dev);
  99. static int smctr_enable_adapter_ctrl_store(struct net_device *dev);
  100. static int smctr_enable_adapter_ram(struct net_device *dev);
  101. static int smctr_enable_bic_int(struct net_device *dev);
  102. /* G */
  103. static int __init smctr_get_boardid(struct net_device *dev, int mca);
  104. static int smctr_get_group_address(struct net_device *dev);
  105. static int smctr_get_functional_address(struct net_device *dev);
  106. static unsigned int smctr_get_num_rx_bdbs(struct net_device *dev);
  107. static int smctr_get_physical_drop_number(struct net_device *dev);
  108. static __u8 *smctr_get_rx_pointer(struct net_device *dev, short queue);
  109. static int smctr_get_station_id(struct net_device *dev);
  110. static struct net_device_stats *smctr_get_stats(struct net_device *dev);
  111. static FCBlock *smctr_get_tx_fcb(struct net_device *dev, __u16 queue,
  112. __u16 bytes_count);
  113. static int smctr_get_upstream_neighbor_addr(struct net_device *dev);
  114. /* H */
  115. static int smctr_hardware_send_packet(struct net_device *dev,
  116. struct net_local *tp);
  117. /* I */
  118. static int smctr_init_acbs(struct net_device *dev);
  119. static int smctr_init_adapter(struct net_device *dev);
  120. static int smctr_init_card_real(struct net_device *dev);
  121. static int smctr_init_rx_bdbs(struct net_device *dev);
  122. static int smctr_init_rx_fcbs(struct net_device *dev);
  123. static int smctr_init_shared_memory(struct net_device *dev);
  124. static int smctr_init_tx_bdbs(struct net_device *dev);
  125. static int smctr_init_tx_fcbs(struct net_device *dev);
  126. static int smctr_internal_self_test(struct net_device *dev);
  127. static irqreturn_t smctr_interrupt(int irq, void *dev_id, struct pt_regs *regs);
  128. static int smctr_issue_enable_int_cmd(struct net_device *dev,
  129. __u16 interrupt_enable_mask);
  130. static int smctr_issue_int_ack(struct net_device *dev, __u16 iack_code,
  131. __u16 ibits);
  132. static int smctr_issue_init_timers_cmd(struct net_device *dev);
  133. static int smctr_issue_init_txrx_cmd(struct net_device *dev);
  134. static int smctr_issue_insert_cmd(struct net_device *dev);
  135. static int smctr_issue_read_ring_status_cmd(struct net_device *dev);
  136. static int smctr_issue_read_word_cmd(struct net_device *dev, __u16 aword_cnt);
  137. static int smctr_issue_remove_cmd(struct net_device *dev);
  138. static int smctr_issue_resume_acb_cmd(struct net_device *dev);
  139. static int smctr_issue_resume_rx_bdb_cmd(struct net_device *dev, __u16 queue);
  140. static int smctr_issue_resume_rx_fcb_cmd(struct net_device *dev, __u16 queue);
  141. static int smctr_issue_resume_tx_fcb_cmd(struct net_device *dev, __u16 queue);
  142. static int smctr_issue_test_internal_rom_cmd(struct net_device *dev);
  143. static int smctr_issue_test_hic_cmd(struct net_device *dev);
  144. static int smctr_issue_test_mac_reg_cmd(struct net_device *dev);
  145. static int smctr_issue_trc_loopback_cmd(struct net_device *dev);
  146. static int smctr_issue_tri_loopback_cmd(struct net_device *dev);
  147. static int smctr_issue_write_byte_cmd(struct net_device *dev,
  148. short aword_cnt, void *byte);
  149. static int smctr_issue_write_word_cmd(struct net_device *dev,
  150. short aword_cnt, void *word);
  151. /* J */
  152. static int smctr_join_complete_state(struct net_device *dev);
  153. /* L */
  154. static int smctr_link_tx_fcbs_to_bdbs(struct net_device *dev);
  155. static int smctr_load_firmware(struct net_device *dev);
  156. static int smctr_load_node_addr(struct net_device *dev);
  157. static int smctr_lobe_media_test(struct net_device *dev);
  158. static int smctr_lobe_media_test_cmd(struct net_device *dev);
  159. static int smctr_lobe_media_test_state(struct net_device *dev);
  160. /* M */
  161. static int smctr_make_8025_hdr(struct net_device *dev,
  162. MAC_HEADER *rmf, MAC_HEADER *tmf, __u16 ac_fc);
  163. static int smctr_make_access_pri(struct net_device *dev,
  164. MAC_SUB_VECTOR *tsv);
  165. static int smctr_make_addr_mod(struct net_device *dev, MAC_SUB_VECTOR *tsv);
  166. static int smctr_make_auth_funct_class(struct net_device *dev,
  167. MAC_SUB_VECTOR *tsv);
  168. static int smctr_make_corr(struct net_device *dev,
  169. MAC_SUB_VECTOR *tsv, __u16 correlator);
  170. static int smctr_make_funct_addr(struct net_device *dev,
  171. MAC_SUB_VECTOR *tsv);
  172. static int smctr_make_group_addr(struct net_device *dev,
  173. MAC_SUB_VECTOR *tsv);
  174. static int smctr_make_phy_drop_num(struct net_device *dev,
  175. MAC_SUB_VECTOR *tsv);
  176. static int smctr_make_product_id(struct net_device *dev, MAC_SUB_VECTOR *tsv);
  177. static int smctr_make_station_id(struct net_device *dev, MAC_SUB_VECTOR *tsv);
  178. static int smctr_make_ring_station_status(struct net_device *dev,
  179. MAC_SUB_VECTOR *tsv);
  180. static int smctr_make_ring_station_version(struct net_device *dev,
  181. MAC_SUB_VECTOR *tsv);
  182. static int smctr_make_tx_status_code(struct net_device *dev,
  183. MAC_SUB_VECTOR *tsv, __u16 tx_fstatus);
  184. static int smctr_make_upstream_neighbor_addr(struct net_device *dev,
  185. MAC_SUB_VECTOR *tsv);
  186. static int smctr_make_wrap_data(struct net_device *dev,
  187. MAC_SUB_VECTOR *tsv);
  188. /* O */
  189. static int smctr_open(struct net_device *dev);
  190. static int smctr_open_tr(struct net_device *dev);
  191. /* P */
  192. struct net_device *smctr_probe(int unit);
  193. static int __init smctr_probe1(struct net_device *dev, int ioaddr);
  194. static int smctr_process_rx_packet(MAC_HEADER *rmf, __u16 size,
  195. struct net_device *dev, __u16 rx_status);
  196. /* R */
  197. static int smctr_ram_memory_test(struct net_device *dev);
  198. static int smctr_rcv_chg_param(struct net_device *dev, MAC_HEADER *rmf,
  199. __u16 *correlator);
  200. static int smctr_rcv_init(struct net_device *dev, MAC_HEADER *rmf,
  201. __u16 *correlator);
  202. static int smctr_rcv_tx_forward(struct net_device *dev, MAC_HEADER *rmf);
  203. static int smctr_rcv_rq_addr_state_attch(struct net_device *dev,
  204. MAC_HEADER *rmf, __u16 *correlator);
  205. static int smctr_rcv_unknown(struct net_device *dev, MAC_HEADER *rmf,
  206. __u16 *correlator);
  207. static int smctr_reset_adapter(struct net_device *dev);
  208. static int smctr_restart_tx_chain(struct net_device *dev, short queue);
  209. static int smctr_ring_status_chg(struct net_device *dev);
  210. static int smctr_rx_frame(struct net_device *dev);
  211. /* S */
  212. static int smctr_send_dat(struct net_device *dev);
  213. static int smctr_send_packet(struct sk_buff *skb, struct net_device *dev);
  214. static int smctr_send_lobe_media_test(struct net_device *dev);
  215. static int smctr_send_rpt_addr(struct net_device *dev, MAC_HEADER *rmf,
  216. __u16 correlator);
  217. static int smctr_send_rpt_attch(struct net_device *dev, MAC_HEADER *rmf,
  218. __u16 correlator);
  219. static int smctr_send_rpt_state(struct net_device *dev, MAC_HEADER *rmf,
  220. __u16 correlator);
  221. static int smctr_send_rpt_tx_forward(struct net_device *dev,
  222. MAC_HEADER *rmf, __u16 tx_fstatus);
  223. static int smctr_send_rsp(struct net_device *dev, MAC_HEADER *rmf,
  224. __u16 rcode, __u16 correlator);
  225. static int smctr_send_rq_init(struct net_device *dev);
  226. static int smctr_send_tx_forward(struct net_device *dev, MAC_HEADER *rmf,
  227. __u16 *tx_fstatus);
  228. static int smctr_set_auth_access_pri(struct net_device *dev,
  229. MAC_SUB_VECTOR *rsv);
  230. static int smctr_set_auth_funct_class(struct net_device *dev,
  231. MAC_SUB_VECTOR *rsv);
  232. static int smctr_set_corr(struct net_device *dev, MAC_SUB_VECTOR *rsv,
  233. __u16 *correlator);
  234. static int smctr_set_error_timer_value(struct net_device *dev,
  235. MAC_SUB_VECTOR *rsv);
  236. static int smctr_set_frame_forward(struct net_device *dev,
  237. MAC_SUB_VECTOR *rsv, __u8 dc_sc);
  238. static int smctr_set_local_ring_num(struct net_device *dev,
  239. MAC_SUB_VECTOR *rsv);
  240. static unsigned short smctr_set_ctrl_attention(struct net_device *dev);
  241. static void smctr_set_multicast_list(struct net_device *dev);
  242. static int smctr_set_page(struct net_device *dev, __u8 *buf);
  243. static int smctr_set_phy_drop(struct net_device *dev,
  244. MAC_SUB_VECTOR *rsv);
  245. static int smctr_set_ring_speed(struct net_device *dev);
  246. static int smctr_set_rx_look_ahead(struct net_device *dev);
  247. static int smctr_set_trc_reset(int ioaddr);
  248. static int smctr_setup_single_cmd(struct net_device *dev,
  249. __u16 command, __u16 subcommand);
  250. static int smctr_setup_single_cmd_w_data(struct net_device *dev,
  251. __u16 command, __u16 subcommand);
  252. static char *smctr_malloc(struct net_device *dev, __u16 size);
  253. static int smctr_status_chg(struct net_device *dev);
  254. /* T */
  255. static void smctr_timeout(struct net_device *dev);
  256. static int smctr_trc_send_packet(struct net_device *dev, FCBlock *fcb,
  257. __u16 queue);
  258. static __u16 smctr_tx_complete(struct net_device *dev, __u16 queue);
  259. static unsigned short smctr_tx_move_frame(struct net_device *dev,
  260. struct sk_buff *skb, __u8 *pbuff, unsigned int bytes);
  261. /* U */
  262. static int smctr_update_err_stats(struct net_device *dev);
  263. static int smctr_update_rx_chain(struct net_device *dev, __u16 queue);
  264. static int smctr_update_tx_chain(struct net_device *dev, FCBlock *fcb,
  265. __u16 queue);
  266. /* W */
  267. static int smctr_wait_cmd(struct net_device *dev);
  268. static int smctr_wait_while_cbusy(struct net_device *dev);
  269. #define TO_256_BYTE_BOUNDRY(X) (((X + 0xff) & 0xff00) - X)
  270. #define TO_PARAGRAPH_BOUNDRY(X) (((X + 0x0f) & 0xfff0) - X)
  271. #define PARAGRAPH_BOUNDRY(X) smctr_malloc(dev, TO_PARAGRAPH_BOUNDRY(X))
  272. /* Allocate Adapter Shared Memory.
  273. * IMPORTANT NOTE: Any changes to this function MUST be mirrored in the
  274. * function "get_num_rx_bdbs" below!!!
  275. *
  276. * Order of memory allocation:
  277. *
  278. * 0. Initial System Configuration Block Pointer
  279. * 1. System Configuration Block
  280. * 2. System Control Block
  281. * 3. Action Command Block
  282. * 4. Interrupt Status Block
  283. *
  284. * 5. MAC TX FCB'S
  285. * 6. NON-MAC TX FCB'S
  286. * 7. MAC TX BDB'S
  287. * 8. NON-MAC TX BDB'S
  288. * 9. MAC RX FCB'S
  289. * 10. NON-MAC RX FCB'S
  290. * 11. MAC RX BDB'S
  291. * 12. NON-MAC RX BDB'S
  292. * 13. MAC TX Data Buffer( 1, 256 byte buffer)
  293. * 14. MAC RX Data Buffer( 1, 256 byte buffer)
  294. *
  295. * 15. NON-MAC TX Data Buffer
  296. * 16. NON-MAC RX Data Buffer
  297. */
  298. static int smctr_alloc_shared_memory(struct net_device *dev)
  299. {
  300. struct net_local *tp = netdev_priv(dev);
  301. if(smctr_debug > 10)
  302. printk(KERN_DEBUG "%s: smctr_alloc_shared_memory\n", dev->name);
  303. /* Allocate initial System Control Block pointer.
  304. * This pointer is located in the last page, last offset - 4.
  305. */
  306. tp->iscpb_ptr = (ISCPBlock *)(tp->ram_access + ((__u32)64 * 0x400)
  307. - (long)ISCP_BLOCK_SIZE);
  308. /* Allocate System Control Blocks. */
  309. tp->scgb_ptr = (SCGBlock *)smctr_malloc(dev, sizeof(SCGBlock));
  310. PARAGRAPH_BOUNDRY(tp->sh_mem_used);
  311. tp->sclb_ptr = (SCLBlock *)smctr_malloc(dev, sizeof(SCLBlock));
  312. PARAGRAPH_BOUNDRY(tp->sh_mem_used);
  313. tp->acb_head = (ACBlock *)smctr_malloc(dev,
  314. sizeof(ACBlock)*tp->num_acbs);
  315. PARAGRAPH_BOUNDRY(tp->sh_mem_used);
  316. tp->isb_ptr = (ISBlock *)smctr_malloc(dev, sizeof(ISBlock));
  317. PARAGRAPH_BOUNDRY(tp->sh_mem_used);
  318. tp->misc_command_data = (__u16 *)smctr_malloc(dev, MISC_DATA_SIZE);
  319. PARAGRAPH_BOUNDRY(tp->sh_mem_used);
  320. /* Allocate transmit FCBs. */
  321. tp->tx_fcb_head[MAC_QUEUE] = (FCBlock *)smctr_malloc(dev,
  322. sizeof(FCBlock) * tp->num_tx_fcbs[MAC_QUEUE]);
  323. tp->tx_fcb_head[NON_MAC_QUEUE] = (FCBlock *)smctr_malloc(dev,
  324. sizeof(FCBlock) * tp->num_tx_fcbs[NON_MAC_QUEUE]);
  325. tp->tx_fcb_head[BUG_QUEUE] = (FCBlock *)smctr_malloc(dev,
  326. sizeof(FCBlock) * tp->num_tx_fcbs[BUG_QUEUE]);
  327. /* Allocate transmit BDBs. */
  328. tp->tx_bdb_head[MAC_QUEUE] = (BDBlock *)smctr_malloc(dev,
  329. sizeof(BDBlock) * tp->num_tx_bdbs[MAC_QUEUE]);
  330. tp->tx_bdb_head[NON_MAC_QUEUE] = (BDBlock *)smctr_malloc(dev,
  331. sizeof(BDBlock) * tp->num_tx_bdbs[NON_MAC_QUEUE]);
  332. tp->tx_bdb_head[BUG_QUEUE] = (BDBlock *)smctr_malloc(dev,
  333. sizeof(BDBlock) * tp->num_tx_bdbs[BUG_QUEUE]);
  334. /* Allocate receive FCBs. */
  335. tp->rx_fcb_head[MAC_QUEUE] = (FCBlock *)smctr_malloc(dev,
  336. sizeof(FCBlock) * tp->num_rx_fcbs[MAC_QUEUE]);
  337. tp->rx_fcb_head[NON_MAC_QUEUE] = (FCBlock *)smctr_malloc(dev,
  338. sizeof(FCBlock) * tp->num_rx_fcbs[NON_MAC_QUEUE]);
  339. /* Allocate receive BDBs. */
  340. tp->rx_bdb_head[MAC_QUEUE] = (BDBlock *)smctr_malloc(dev,
  341. sizeof(BDBlock) * tp->num_rx_bdbs[MAC_QUEUE]);
  342. tp->rx_bdb_end[MAC_QUEUE] = (BDBlock *)smctr_malloc(dev, 0);
  343. tp->rx_bdb_head[NON_MAC_QUEUE] = (BDBlock *)smctr_malloc(dev,
  344. sizeof(BDBlock) * tp->num_rx_bdbs[NON_MAC_QUEUE]);
  345. tp->rx_bdb_end[NON_MAC_QUEUE] = (BDBlock *)smctr_malloc(dev, 0);
  346. /* Allocate MAC transmit buffers.
  347. * MAC Tx Buffers doen't have to be on an ODD Boundry.
  348. */
  349. tp->tx_buff_head[MAC_QUEUE]
  350. = (__u16 *)smctr_malloc(dev, tp->tx_buff_size[MAC_QUEUE]);
  351. tp->tx_buff_curr[MAC_QUEUE] = tp->tx_buff_head[MAC_QUEUE];
  352. tp->tx_buff_end [MAC_QUEUE] = (__u16 *)smctr_malloc(dev, 0);
  353. /* Allocate BUG transmit buffers. */
  354. tp->tx_buff_head[BUG_QUEUE]
  355. = (__u16 *)smctr_malloc(dev, tp->tx_buff_size[BUG_QUEUE]);
  356. tp->tx_buff_curr[BUG_QUEUE] = tp->tx_buff_head[BUG_QUEUE];
  357. tp->tx_buff_end[BUG_QUEUE] = (__u16 *)smctr_malloc(dev, 0);
  358. /* Allocate MAC receive data buffers.
  359. * MAC Rx buffer doesn't have to be on a 256 byte boundary.
  360. */
  361. tp->rx_buff_head[MAC_QUEUE] = (__u16 *)smctr_malloc(dev,
  362. RX_DATA_BUFFER_SIZE * tp->num_rx_bdbs[MAC_QUEUE]);
  363. tp->rx_buff_end[MAC_QUEUE] = (__u16 *)smctr_malloc(dev, 0);
  364. /* Allocate Non-MAC transmit buffers.
  365. * ?? For maximum Netware performance, put Tx Buffers on
  366. * ODD Boundry and then restore malloc to Even Boundrys.
  367. */
  368. smctr_malloc(dev, 1L);
  369. tp->tx_buff_head[NON_MAC_QUEUE]
  370. = (__u16 *)smctr_malloc(dev, tp->tx_buff_size[NON_MAC_QUEUE]);
  371. tp->tx_buff_curr[NON_MAC_QUEUE] = tp->tx_buff_head[NON_MAC_QUEUE];
  372. tp->tx_buff_end [NON_MAC_QUEUE] = (__u16 *)smctr_malloc(dev, 0);
  373. smctr_malloc(dev, 1L);
  374. /* Allocate Non-MAC receive data buffers.
  375. * To guarantee a minimum of 256 contigous memory to
  376. * UM_Receive_Packet's lookahead pointer, before a page
  377. * change or ring end is encountered, place each rx buffer on
  378. * a 256 byte boundary.
  379. */
  380. smctr_malloc(dev, TO_256_BYTE_BOUNDRY(tp->sh_mem_used));
  381. tp->rx_buff_head[NON_MAC_QUEUE] = (__u16 *)smctr_malloc(dev,
  382. RX_DATA_BUFFER_SIZE * tp->num_rx_bdbs[NON_MAC_QUEUE]);
  383. tp->rx_buff_end[NON_MAC_QUEUE] = (__u16 *)smctr_malloc(dev, 0);
  384. return (0);
  385. }
  386. /* Enter Bypass state. */
  387. static int smctr_bypass_state(struct net_device *dev)
  388. {
  389. int err;
  390. if(smctr_debug > 10)
  391. printk(KERN_DEBUG "%s: smctr_bypass_state\n", dev->name);
  392. err = smctr_setup_single_cmd(dev, ACB_CMD_CHANGE_JOIN_STATE, JS_BYPASS_STATE);
  393. return (err);
  394. }
  395. static int smctr_checksum_firmware(struct net_device *dev)
  396. {
  397. struct net_local *tp = netdev_priv(dev);
  398. __u16 i, checksum = 0;
  399. if(smctr_debug > 10)
  400. printk(KERN_DEBUG "%s: smctr_checksum_firmware\n", dev->name);
  401. smctr_enable_adapter_ctrl_store(dev);
  402. for(i = 0; i < CS_RAM_SIZE; i += 2)
  403. checksum += *((__u16 *)(tp->ram_access + i));
  404. tp->microcode_version = *(__u16 *)(tp->ram_access
  405. + CS_RAM_VERSION_OFFSET);
  406. tp->microcode_version >>= 8;
  407. smctr_disable_adapter_ctrl_store(dev);
  408. if(checksum)
  409. return (checksum);
  410. return (0);
  411. }
  412. static int __init smctr_chk_mca(struct net_device *dev)
  413. {
  414. #ifdef CONFIG_MCA_LEGACY
  415. struct net_local *tp = netdev_priv(dev);
  416. int current_slot;
  417. __u8 r1, r2, r3, r4, r5;
  418. current_slot = mca_find_unused_adapter(smctr_posid, 0);
  419. if(current_slot == MCA_NOTFOUND)
  420. return (-ENODEV);
  421. mca_set_adapter_name(current_slot, smctr_name);
  422. mca_mark_as_used(current_slot);
  423. tp->slot_num = current_slot;
  424. r1 = mca_read_stored_pos(tp->slot_num, 2);
  425. r2 = mca_read_stored_pos(tp->slot_num, 3);
  426. if(tp->slot_num)
  427. outb(CNFG_POS_CONTROL_REG, (__u8)((tp->slot_num - 1) | CNFG_SLOT_ENABLE_BIT));
  428. else
  429. outb(CNFG_POS_CONTROL_REG, (__u8)((tp->slot_num) | CNFG_SLOT_ENABLE_BIT));
  430. r1 = inb(CNFG_POS_REG1);
  431. r2 = inb(CNFG_POS_REG0);
  432. tp->bic_type = BIC_594_CHIP;
  433. /* IO */
  434. r2 = mca_read_stored_pos(tp->slot_num, 2);
  435. r2 &= 0xF0;
  436. dev->base_addr = ((__u16)r2 << 8) + (__u16)0x800;
  437. request_region(dev->base_addr, SMCTR_IO_EXTENT, smctr_name);
  438. /* IRQ */
  439. r5 = mca_read_stored_pos(tp->slot_num, 5);
  440. r5 &= 0xC;
  441. switch(r5)
  442. {
  443. case 0:
  444. dev->irq = 3;
  445. break;
  446. case 0x4:
  447. dev->irq = 4;
  448. break;
  449. case 0x8:
  450. dev->irq = 10;
  451. break;
  452. default:
  453. dev->irq = 15;
  454. break;
  455. }
  456. if (request_irq(dev->irq, smctr_interrupt, SA_SHIRQ, smctr_name, dev)) {
  457. release_region(dev->base_addr, SMCTR_IO_EXTENT);
  458. return -ENODEV;
  459. }
  460. /* Get RAM base */
  461. r3 = mca_read_stored_pos(tp->slot_num, 3);
  462. tp->ram_base = ((__u32)(r3 & 0x7) << 13) + 0x0C0000;
  463. if (r3 & 0x8)
  464. tp->ram_base += 0x010000;
  465. if (r3 & 0x80)
  466. tp->ram_base += 0xF00000;
  467. /* Get Ram Size */
  468. r3 &= 0x30;
  469. r3 >>= 4;
  470. tp->ram_usable = (__u16)CNFG_SIZE_8KB << r3;
  471. tp->ram_size = (__u16)CNFG_SIZE_64KB;
  472. tp->board_id |= TOKEN_MEDIA;
  473. r4 = mca_read_stored_pos(tp->slot_num, 4);
  474. tp->rom_base = ((__u32)(r4 & 0x7) << 13) + 0x0C0000;
  475. if (r4 & 0x8)
  476. tp->rom_base += 0x010000;
  477. /* Get ROM size. */
  478. r4 >>= 4;
  479. switch (r4) {
  480. case 0:
  481. tp->rom_size = CNFG_SIZE_8KB;
  482. break;
  483. case 1:
  484. tp->rom_size = CNFG_SIZE_16KB;
  485. break;
  486. case 2:
  487. tp->rom_size = CNFG_SIZE_32KB;
  488. break;
  489. default:
  490. tp->rom_size = ROM_DISABLE;
  491. }
  492. /* Get Media Type. */
  493. r5 = mca_read_stored_pos(tp->slot_num, 5);
  494. r5 &= CNFG_MEDIA_TYPE_MASK;
  495. switch(r5)
  496. {
  497. case (0):
  498. tp->media_type = MEDIA_STP_4;
  499. break;
  500. case (1):
  501. tp->media_type = MEDIA_STP_16;
  502. break;
  503. case (3):
  504. tp->media_type = MEDIA_UTP_16;
  505. break;
  506. default:
  507. tp->media_type = MEDIA_UTP_4;
  508. break;
  509. }
  510. tp->media_menu = 14;
  511. r2 = mca_read_stored_pos(tp->slot_num, 2);
  512. if(!(r2 & 0x02))
  513. tp->mode_bits |= EARLY_TOKEN_REL;
  514. /* Disable slot */
  515. outb(CNFG_POS_CONTROL_REG, 0);
  516. tp->board_id = smctr_get_boardid(dev, 1);
  517. switch(tp->board_id & 0xffff)
  518. {
  519. case WD8115TA:
  520. smctr_model = "8115T/A";
  521. break;
  522. case WD8115T:
  523. if(tp->extra_info & CHIP_REV_MASK)
  524. smctr_model = "8115T rev XE";
  525. else
  526. smctr_model = "8115T rev XD";
  527. break;
  528. default:
  529. smctr_model = "Unknown";
  530. break;
  531. }
  532. return (0);
  533. #else
  534. return (-1);
  535. #endif /* CONFIG_MCA_LEGACY */
  536. }
  537. static int smctr_chg_rx_mask(struct net_device *dev)
  538. {
  539. struct net_local *tp = netdev_priv(dev);
  540. int err = 0;
  541. if(smctr_debug > 10)
  542. printk(KERN_DEBUG "%s: smctr_chg_rx_mask\n", dev->name);
  543. smctr_enable_16bit(dev);
  544. smctr_set_page(dev, (__u8 *)tp->ram_access);
  545. if(tp->mode_bits & LOOPING_MODE_MASK)
  546. tp->config_word0 |= RX_OWN_BIT;
  547. else
  548. tp->config_word0 &= ~RX_OWN_BIT;
  549. if(tp->receive_mask & PROMISCUOUS_MODE)
  550. tp->config_word0 |= PROMISCUOUS_BIT;
  551. else
  552. tp->config_word0 &= ~PROMISCUOUS_BIT;
  553. if(tp->receive_mask & ACCEPT_ERR_PACKETS)
  554. tp->config_word0 |= SAVBAD_BIT;
  555. else
  556. tp->config_word0 &= ~SAVBAD_BIT;
  557. if(tp->receive_mask & ACCEPT_ATT_MAC_FRAMES)
  558. tp->config_word0 |= RXATMAC;
  559. else
  560. tp->config_word0 &= ~RXATMAC;
  561. if(tp->receive_mask & ACCEPT_MULTI_PROM)
  562. tp->config_word1 |= MULTICAST_ADDRESS_BIT;
  563. else
  564. tp->config_word1 &= ~MULTICAST_ADDRESS_BIT;
  565. if(tp->receive_mask & ACCEPT_SOURCE_ROUTING_SPANNING)
  566. tp->config_word1 |= SOURCE_ROUTING_SPANNING_BITS;
  567. else
  568. {
  569. if(tp->receive_mask & ACCEPT_SOURCE_ROUTING)
  570. tp->config_word1 |= SOURCE_ROUTING_EXPLORER_BIT;
  571. else
  572. tp->config_word1 &= ~SOURCE_ROUTING_SPANNING_BITS;
  573. }
  574. if((err = smctr_issue_write_word_cmd(dev, RW_CONFIG_REGISTER_0,
  575. &tp->config_word0)))
  576. {
  577. return (err);
  578. }
  579. if((err = smctr_issue_write_word_cmd(dev, RW_CONFIG_REGISTER_1,
  580. &tp->config_word1)))
  581. {
  582. return (err);
  583. }
  584. smctr_disable_16bit(dev);
  585. return (0);
  586. }
  587. static int smctr_clear_int(struct net_device *dev)
  588. {
  589. struct net_local *tp = netdev_priv(dev);
  590. outb((tp->trc_mask | CSR_CLRTINT), dev->base_addr + CSR);
  591. return (0);
  592. }
  593. static int smctr_clear_trc_reset(int ioaddr)
  594. {
  595. __u8 r;
  596. r = inb(ioaddr + MSR);
  597. outb(~MSR_RST & r, ioaddr + MSR);
  598. return (0);
  599. }
  600. /*
  601. * The inverse routine to smctr_open().
  602. */
  603. static int smctr_close(struct net_device *dev)
  604. {
  605. struct net_local *tp = netdev_priv(dev);
  606. struct sk_buff *skb;
  607. int err;
  608. netif_stop_queue(dev);
  609. tp->cleanup = 1;
  610. /* Check to see if adapter is already in a closed state. */
  611. if(tp->status != OPEN)
  612. return (0);
  613. smctr_enable_16bit(dev);
  614. smctr_set_page(dev, (__u8 *)tp->ram_access);
  615. if((err = smctr_issue_remove_cmd(dev)))
  616. {
  617. smctr_disable_16bit(dev);
  618. return (err);
  619. }
  620. for(;;)
  621. {
  622. skb = skb_dequeue(&tp->SendSkbQueue);
  623. if(skb == NULL)
  624. break;
  625. tp->QueueSkb++;
  626. dev_kfree_skb(skb);
  627. }
  628. return (0);
  629. }
  630. static int smctr_decode_firmware(struct net_device *dev)
  631. {
  632. struct net_local *tp = netdev_priv(dev);
  633. short bit = 0x80, shift = 12;
  634. DECODE_TREE_NODE *tree;
  635. short branch, tsize;
  636. __u16 buff = 0;
  637. long weight;
  638. __u8 *ucode;
  639. __u16 *mem;
  640. if(smctr_debug > 10)
  641. printk(KERN_DEBUG "%s: smctr_decode_firmware\n", dev->name);
  642. weight = *(long *)(tp->ptr_ucode + WEIGHT_OFFSET);
  643. tsize = *(__u8 *)(tp->ptr_ucode + TREE_SIZE_OFFSET);
  644. tree = (DECODE_TREE_NODE *)(tp->ptr_ucode + TREE_OFFSET);
  645. ucode = (__u8 *)(tp->ptr_ucode + TREE_OFFSET
  646. + (tsize * sizeof(DECODE_TREE_NODE)));
  647. mem = (__u16 *)(tp->ram_access);
  648. while(weight)
  649. {
  650. branch = ROOT;
  651. while((tree + branch)->tag != LEAF && weight)
  652. {
  653. branch = *ucode & bit ? (tree + branch)->llink
  654. : (tree + branch)->rlink;
  655. bit >>= 1;
  656. weight--;
  657. if(bit == 0)
  658. {
  659. bit = 0x80;
  660. ucode++;
  661. }
  662. }
  663. buff |= (tree + branch)->info << shift;
  664. shift -= 4;
  665. if(shift < 0)
  666. {
  667. *(mem++) = SWAP_BYTES(buff);
  668. buff = 0;
  669. shift = 12;
  670. }
  671. }
  672. /* The following assumes the Control Store Memory has
  673. * been initialized to zero. If the last partial word
  674. * is zero, it will not be written.
  675. */
  676. if(buff)
  677. *(mem++) = SWAP_BYTES(buff);
  678. return (0);
  679. }
  680. static int smctr_disable_16bit(struct net_device *dev)
  681. {
  682. return (0);
  683. }
  684. /*
  685. * On Exit, Adapter is:
  686. * 1. TRC is in a reset state and un-initialized.
  687. * 2. Adapter memory is enabled.
  688. * 3. Control Store memory is out of context (-WCSS is 1).
  689. */
  690. static int smctr_disable_adapter_ctrl_store(struct net_device *dev)
  691. {
  692. struct net_local *tp = netdev_priv(dev);
  693. int ioaddr = dev->base_addr;
  694. if(smctr_debug > 10)
  695. printk(KERN_DEBUG "%s: smctr_disable_adapter_ctrl_store\n", dev->name);
  696. tp->trc_mask |= CSR_WCSS;
  697. outb(tp->trc_mask, ioaddr + CSR);
  698. return (0);
  699. }
  700. static int smctr_disable_bic_int(struct net_device *dev)
  701. {
  702. struct net_local *tp = netdev_priv(dev);
  703. int ioaddr = dev->base_addr;
  704. tp->trc_mask = CSR_MSK_ALL | CSR_MSKCBUSY
  705. | CSR_MSKTINT | CSR_WCSS;
  706. outb(tp->trc_mask, ioaddr + CSR);
  707. return (0);
  708. }
  709. static int smctr_enable_16bit(struct net_device *dev)
  710. {
  711. struct net_local *tp = netdev_priv(dev);
  712. __u8 r;
  713. if(tp->adapter_bus == BUS_ISA16_TYPE)
  714. {
  715. r = inb(dev->base_addr + LAAR);
  716. outb((r | LAAR_MEM16ENB), dev->base_addr + LAAR);
  717. }
  718. return (0);
  719. }
  720. /*
  721. * To enable the adapter control store memory:
  722. * 1. Adapter must be in a RESET state.
  723. * 2. Adapter memory must be enabled.
  724. * 3. Control Store Memory is in context (-WCSS is 0).
  725. */
  726. static int smctr_enable_adapter_ctrl_store(struct net_device *dev)
  727. {
  728. struct net_local *tp = netdev_priv(dev);
  729. int ioaddr = dev->base_addr;
  730. if(smctr_debug > 10)
  731. printk(KERN_DEBUG "%s: smctr_enable_adapter_ctrl_store\n", dev->name);
  732. smctr_set_trc_reset(ioaddr);
  733. smctr_enable_adapter_ram(dev);
  734. tp->trc_mask &= ~CSR_WCSS;
  735. outb(tp->trc_mask, ioaddr + CSR);
  736. return (0);
  737. }
  738. static int smctr_enable_adapter_ram(struct net_device *dev)
  739. {
  740. int ioaddr = dev->base_addr;
  741. __u8 r;
  742. if(smctr_debug > 10)
  743. printk(KERN_DEBUG "%s: smctr_enable_adapter_ram\n", dev->name);
  744. r = inb(ioaddr + MSR);
  745. outb(MSR_MEMB | r, ioaddr + MSR);
  746. return (0);
  747. }
  748. static int smctr_enable_bic_int(struct net_device *dev)
  749. {
  750. struct net_local *tp = netdev_priv(dev);
  751. int ioaddr = dev->base_addr;
  752. __u8 r;
  753. switch(tp->bic_type)
  754. {
  755. case (BIC_584_CHIP):
  756. tp->trc_mask = CSR_MSKCBUSY | CSR_WCSS;
  757. outb(tp->trc_mask, ioaddr + CSR);
  758. r = inb(ioaddr + IRR);
  759. outb(r | IRR_IEN, ioaddr + IRR);
  760. break;
  761. case (BIC_594_CHIP):
  762. tp->trc_mask = CSR_MSKCBUSY | CSR_WCSS;
  763. outb(tp->trc_mask, ioaddr + CSR);
  764. r = inb(ioaddr + IMCCR);
  765. outb(r | IMCCR_EIL, ioaddr + IMCCR);
  766. break;
  767. }
  768. return (0);
  769. }
  770. static int __init smctr_chk_isa(struct net_device *dev)
  771. {
  772. struct net_local *tp = netdev_priv(dev);
  773. int ioaddr = dev->base_addr;
  774. __u8 r1, r2, b, chksum = 0;
  775. __u16 r;
  776. int i;
  777. int err = -ENODEV;
  778. if(smctr_debug > 10)
  779. printk(KERN_DEBUG "%s: smctr_chk_isa %#4x\n", dev->name, ioaddr);
  780. if((ioaddr & 0x1F) != 0)
  781. goto out;
  782. /* Grab the region so that no one else tries to probe our ioports. */
  783. if (!request_region(ioaddr, SMCTR_IO_EXTENT, smctr_name)) {
  784. err = -EBUSY;
  785. goto out;
  786. }
  787. /* Checksum SMC node address */
  788. for(i = 0; i < 8; i++)
  789. {
  790. b = inb(ioaddr + LAR0 + i);
  791. chksum += b;
  792. }
  793. if (chksum != NODE_ADDR_CKSUM)
  794. goto out2;
  795. b = inb(ioaddr + BDID);
  796. if(b != BRD_ID_8115T)
  797. {
  798. printk(KERN_ERR "%s: The adapter found is not supported\n", dev->name);
  799. goto out2;
  800. }
  801. /* Check for 8115T Board ID */
  802. r2 = 0;
  803. for(r = 0; r < 8; r++)
  804. {
  805. r1 = inb(ioaddr + 0x8 + r);
  806. r2 += r1;
  807. }
  808. /* value of RegF adds up the sum to 0xFF */
  809. if((r2 != 0xFF) && (r2 != 0xEE))
  810. goto out2;
  811. /* Get adapter ID */
  812. tp->board_id = smctr_get_boardid(dev, 0);
  813. switch(tp->board_id & 0xffff)
  814. {
  815. case WD8115TA:
  816. smctr_model = "8115T/A";
  817. break;
  818. case WD8115T:
  819. if(tp->extra_info & CHIP_REV_MASK)
  820. smctr_model = "8115T rev XE";
  821. else
  822. smctr_model = "8115T rev XD";
  823. break;
  824. default:
  825. smctr_model = "Unknown";
  826. break;
  827. }
  828. /* Store BIC type. */
  829. tp->bic_type = BIC_584_CHIP;
  830. tp->nic_type = NIC_825_CHIP;
  831. /* Copy Ram Size */
  832. tp->ram_usable = CNFG_SIZE_16KB;
  833. tp->ram_size = CNFG_SIZE_64KB;
  834. /* Get 58x Ram Base */
  835. r1 = inb(ioaddr);
  836. r1 &= 0x3F;
  837. r2 = inb(ioaddr + CNFG_LAAR_584);
  838. r2 &= CNFG_LAAR_MASK;
  839. r2 <<= 3;
  840. r2 |= ((r1 & 0x38) >> 3);
  841. tp->ram_base = ((__u32)r2 << 16) + (((__u32)(r1 & 0x7)) << 13);
  842. /* Get 584 Irq */
  843. r1 = 0;
  844. r1 = inb(ioaddr + CNFG_ICR_583);
  845. r1 &= CNFG_ICR_IR2_584;
  846. r2 = inb(ioaddr + CNFG_IRR_583);
  847. r2 &= CNFG_IRR_IRQS; /* 0x60 */
  848. r2 >>= 5;
  849. switch(r2)
  850. {
  851. case 0:
  852. if(r1 == 0)
  853. dev->irq = 2;
  854. else
  855. dev->irq = 10;
  856. break;
  857. case 1:
  858. if(r1 == 0)
  859. dev->irq = 3;
  860. else
  861. dev->irq = 11;
  862. break;
  863. case 2:
  864. if(r1 == 0)
  865. {
  866. if(tp->extra_info & ALTERNATE_IRQ_BIT)
  867. dev->irq = 5;
  868. else
  869. dev->irq = 4;
  870. }
  871. else
  872. dev->irq = 15;
  873. break;
  874. case 3:
  875. if(r1 == 0)
  876. dev->irq = 7;
  877. else
  878. dev->irq = 4;
  879. break;
  880. default:
  881. printk(KERN_ERR "%s: No IRQ found aborting\n", dev->name);
  882. goto out2;
  883. }
  884. if (request_irq(dev->irq, smctr_interrupt, SA_SHIRQ, smctr_name, dev))
  885. goto out2;
  886. /* Get 58x Rom Base */
  887. r1 = inb(ioaddr + CNFG_BIO_583);
  888. r1 &= 0x3E;
  889. r1 |= 0x40;
  890. tp->rom_base = (__u32)r1 << 13;
  891. /* Get 58x Rom Size */
  892. r1 = inb(ioaddr + CNFG_BIO_583);
  893. r1 &= 0xC0;
  894. if(r1 == 0)
  895. tp->rom_size = ROM_DISABLE;
  896. else
  897. {
  898. r1 >>= 6;
  899. tp->rom_size = (__u16)CNFG_SIZE_8KB << r1;
  900. }
  901. /* Get 58x Boot Status */
  902. r1 = inb(ioaddr + CNFG_GP2);
  903. tp->mode_bits &= (~BOOT_STATUS_MASK);
  904. if(r1 & CNFG_GP2_BOOT_NIBBLE)
  905. tp->mode_bits |= BOOT_TYPE_1;
  906. /* Get 58x Zero Wait State */
  907. tp->mode_bits &= (~ZERO_WAIT_STATE_MASK);
  908. r1 = inb(ioaddr + CNFG_IRR_583);
  909. if(r1 & CNFG_IRR_ZWS)
  910. tp->mode_bits |= ZERO_WAIT_STATE_8_BIT;
  911. if(tp->board_id & BOARD_16BIT)
  912. {
  913. r1 = inb(ioaddr + CNFG_LAAR_584);
  914. if(r1 & CNFG_LAAR_ZWS)
  915. tp->mode_bits |= ZERO_WAIT_STATE_16_BIT;
  916. }
  917. /* Get 584 Media Menu */
  918. tp->media_menu = 14;
  919. r1 = inb(ioaddr + CNFG_IRR_583);
  920. tp->mode_bits &= 0xf8ff; /* (~CNFG_INTERFACE_TYPE_MASK) */
  921. if((tp->board_id & TOKEN_MEDIA) == TOKEN_MEDIA)
  922. {
  923. /* Get Advanced Features */
  924. if(((r1 & 0x6) >> 1) == 0x3)
  925. tp->media_type |= MEDIA_UTP_16;
  926. else
  927. {
  928. if(((r1 & 0x6) >> 1) == 0x2)
  929. tp->media_type |= MEDIA_STP_16;
  930. else
  931. {
  932. if(((r1 & 0x6) >> 1) == 0x1)
  933. tp->media_type |= MEDIA_UTP_4;
  934. else
  935. tp->media_type |= MEDIA_STP_4;
  936. }
  937. }
  938. r1 = inb(ioaddr + CNFG_GP2);
  939. if(!(r1 & 0x2) ) /* GP2_ETRD */
  940. tp->mode_bits |= EARLY_TOKEN_REL;
  941. /* see if the chip is corrupted
  942. if(smctr_read_584_chksum(ioaddr))
  943. {
  944. printk(KERN_ERR "%s: EEPROM Checksum Failure\n", dev->name);
  945. free_irq(dev->irq, dev);
  946. goto out2;
  947. }
  948. */
  949. }
  950. return (0);
  951. out2:
  952. release_region(ioaddr, SMCTR_IO_EXTENT);
  953. out:
  954. return err;
  955. }
  956. static int __init smctr_get_boardid(struct net_device *dev, int mca)
  957. {
  958. struct net_local *tp = netdev_priv(dev);
  959. int ioaddr = dev->base_addr;
  960. __u8 r, r1, IdByte;
  961. __u16 BoardIdMask;
  962. tp->board_id = BoardIdMask = 0;
  963. if(mca)
  964. {
  965. BoardIdMask |= (MICROCHANNEL+INTERFACE_CHIP+TOKEN_MEDIA+PAGED_RAM+BOARD_16BIT);
  966. tp->extra_info |= (INTERFACE_594_CHIP+RAM_SIZE_64K+NIC_825_BIT+ALTERNATE_IRQ_BIT+SLOT_16BIT);
  967. }
  968. else
  969. {
  970. BoardIdMask|=(INTERFACE_CHIP+TOKEN_MEDIA+PAGED_RAM+BOARD_16BIT);
  971. tp->extra_info |= (INTERFACE_584_CHIP + RAM_SIZE_64K
  972. + NIC_825_BIT + ALTERNATE_IRQ_BIT);
  973. }
  974. if(!mca)
  975. {
  976. r = inb(ioaddr + BID_REG_1);
  977. r &= 0x0c;
  978. outb(r, ioaddr + BID_REG_1);
  979. r = inb(ioaddr + BID_REG_1);
  980. if(r & BID_SIXTEEN_BIT_BIT)
  981. {
  982. tp->extra_info |= SLOT_16BIT;
  983. tp->adapter_bus = BUS_ISA16_TYPE;
  984. }
  985. else
  986. tp->adapter_bus = BUS_ISA8_TYPE;
  987. }
  988. else
  989. tp->adapter_bus = BUS_MCA_TYPE;
  990. /* Get Board Id Byte */
  991. IdByte = inb(ioaddr + BID_BOARD_ID_BYTE);
  992. /* if Major version > 1.0 then
  993. * return;
  994. */
  995. if(IdByte & 0xF8)
  996. return (-1);
  997. r1 = inb(ioaddr + BID_REG_1);
  998. r1 &= BID_ICR_MASK;
  999. r1 |= BID_OTHER_BIT;
  1000. outb(r1, ioaddr + BID_REG_1);
  1001. r1 = inb(ioaddr + BID_REG_3);
  1002. r1 &= BID_EAR_MASK;
  1003. r1 |= BID_ENGR_PAGE;
  1004. outb(r1, ioaddr + BID_REG_3);
  1005. r1 = inb(ioaddr + BID_REG_1);
  1006. r1 &= BID_ICR_MASK;
  1007. r1 |= (BID_RLA | BID_OTHER_BIT);
  1008. outb(r1, ioaddr + BID_REG_1);
  1009. r1 = inb(ioaddr + BID_REG_1);
  1010. while(r1 & BID_RECALL_DONE_MASK)
  1011. r1 = inb(ioaddr + BID_REG_1);
  1012. r = inb(ioaddr + BID_LAR_0 + BID_REG_6);
  1013. /* clear chip rev bits */
  1014. tp->extra_info &= ~CHIP_REV_MASK;
  1015. tp->extra_info |= ((r & BID_EEPROM_CHIP_REV_MASK) << 6);
  1016. r1 = inb(ioaddr + BID_REG_1);
  1017. r1 &= BID_ICR_MASK;
  1018. r1 |= BID_OTHER_BIT;
  1019. outb(r1, ioaddr + BID_REG_1);
  1020. r1 = inb(ioaddr + BID_REG_3);
  1021. r1 &= BID_EAR_MASK;
  1022. r1 |= BID_EA6;
  1023. outb(r1, ioaddr + BID_REG_3);
  1024. r1 = inb(ioaddr + BID_REG_1);
  1025. r1 &= BID_ICR_MASK;
  1026. r1 |= BID_RLA;
  1027. outb(r1, ioaddr + BID_REG_1);
  1028. r1 = inb(ioaddr + BID_REG_1);
  1029. while(r1 & BID_RECALL_DONE_MASK)
  1030. r1 = inb(ioaddr + BID_REG_1);
  1031. return (BoardIdMask);
  1032. }
  1033. static int smctr_get_group_address(struct net_device *dev)
  1034. {
  1035. smctr_issue_read_word_cmd(dev, RW_INDIVIDUAL_GROUP_ADDR);
  1036. return(smctr_wait_cmd(dev));
  1037. }
  1038. static int smctr_get_functional_address(struct net_device *dev)
  1039. {
  1040. smctr_issue_read_word_cmd(dev, RW_FUNCTIONAL_ADDR);
  1041. return(smctr_wait_cmd(dev));
  1042. }
  1043. /* Calculate number of Non-MAC receive BDB's and data buffers.
  1044. * This function must simulate allocateing shared memory exactly
  1045. * as the allocate_shared_memory function above.
  1046. */
  1047. static unsigned int smctr_get_num_rx_bdbs(struct net_device *dev)
  1048. {
  1049. struct net_local *tp = netdev_priv(dev);
  1050. unsigned int mem_used = 0;
  1051. /* Allocate System Control Blocks. */
  1052. mem_used += sizeof(SCGBlock);
  1053. mem_used += TO_PARAGRAPH_BOUNDRY(mem_used);
  1054. mem_used += sizeof(SCLBlock);
  1055. mem_used += TO_PARAGRAPH_BOUNDRY(mem_used);
  1056. mem_used += sizeof(ACBlock) * tp->num_acbs;
  1057. mem_used += TO_PARAGRAPH_BOUNDRY(mem_used);
  1058. mem_used += sizeof(ISBlock);
  1059. mem_used += TO_PARAGRAPH_BOUNDRY(mem_used);
  1060. mem_used += MISC_DATA_SIZE;
  1061. /* Allocate transmit FCB's. */
  1062. mem_used += TO_PARAGRAPH_BOUNDRY(mem_used);
  1063. mem_used += sizeof(FCBlock) * tp->num_tx_fcbs[MAC_QUEUE];
  1064. mem_used += sizeof(FCBlock) * tp->num_tx_fcbs[NON_MAC_QUEUE];
  1065. mem_used += sizeof(FCBlock) * tp->num_tx_fcbs[BUG_QUEUE];
  1066. /* Allocate transmit BDBs. */
  1067. mem_used += sizeof(BDBlock) * tp->num_tx_bdbs[MAC_QUEUE];
  1068. mem_used += sizeof(BDBlock) * tp->num_tx_bdbs[NON_MAC_QUEUE];
  1069. mem_used += sizeof(BDBlock) * tp->num_tx_bdbs[BUG_QUEUE];
  1070. /* Allocate receive FCBs. */
  1071. mem_used += sizeof(FCBlock) * tp->num_rx_fcbs[MAC_QUEUE];
  1072. mem_used += sizeof(FCBlock) * tp->num_rx_fcbs[NON_MAC_QUEUE];
  1073. /* Allocate receive BDBs. */
  1074. mem_used += sizeof(BDBlock) * tp->num_rx_bdbs[MAC_QUEUE];
  1075. /* Allocate MAC transmit buffers.
  1076. * MAC transmit buffers don't have to be on an ODD Boundry.
  1077. */
  1078. mem_used += tp->tx_buff_size[MAC_QUEUE];
  1079. /* Allocate BUG transmit buffers. */
  1080. mem_used += tp->tx_buff_size[BUG_QUEUE];
  1081. /* Allocate MAC receive data buffers.
  1082. * MAC receive buffers don't have to be on a 256 byte boundary.
  1083. */
  1084. mem_used += RX_DATA_BUFFER_SIZE * tp->num_rx_bdbs[MAC_QUEUE];
  1085. /* Allocate Non-MAC transmit buffers.
  1086. * For maximum Netware performance, put Tx Buffers on
  1087. * ODD Boundry,and then restore malloc to Even Boundrys.
  1088. */
  1089. mem_used += 1L;
  1090. mem_used += tp->tx_buff_size[NON_MAC_QUEUE];
  1091. mem_used += 1L;
  1092. /* CALCULATE NUMBER OF NON-MAC RX BDB'S
  1093. * AND NON-MAC RX DATA BUFFERS
  1094. *
  1095. * Make sure the mem_used offset at this point is the
  1096. * same as in allocate_shared memory or the following
  1097. * boundary adjustment will be incorrect (i.e. not allocating
  1098. * the non-mac receive buffers above cannot change the 256
  1099. * byte offset).
  1100. *
  1101. * Since this cannot be guaranteed, adding the full 256 bytes
  1102. * to the amount of shared memory used at this point will guaranteed
  1103. * that the rx data buffers do not overflow shared memory.
  1104. */
  1105. mem_used += 0x100;
  1106. return((0xffff - mem_used) / (RX_DATA_BUFFER_SIZE + sizeof(BDBlock)));
  1107. }
  1108. static int smctr_get_physical_drop_number(struct net_device *dev)
  1109. {
  1110. smctr_issue_read_word_cmd(dev, RW_PHYSICAL_DROP_NUMBER);
  1111. return(smctr_wait_cmd(dev));
  1112. }
  1113. static __u8 * smctr_get_rx_pointer(struct net_device *dev, short queue)
  1114. {
  1115. struct net_local *tp = netdev_priv(dev);
  1116. BDBlock *bdb;
  1117. bdb = (BDBlock *)((__u32)tp->ram_access
  1118. + (__u32)(tp->rx_fcb_curr[queue]->trc_bdb_ptr));
  1119. tp->rx_fcb_curr[queue]->bdb_ptr = bdb;
  1120. return ((__u8 *)bdb->data_block_ptr);
  1121. }
  1122. static int smctr_get_station_id(struct net_device *dev)
  1123. {
  1124. smctr_issue_read_word_cmd(dev, RW_INDIVIDUAL_MAC_ADDRESS);
  1125. return(smctr_wait_cmd(dev));
  1126. }
  1127. /*
  1128. * Get the current statistics. This may be called with the card open
  1129. * or closed.
  1130. */
  1131. static struct net_device_stats *smctr_get_stats(struct net_device *dev)
  1132. {
  1133. struct net_local *tp = netdev_priv(dev);
  1134. return ((struct net_device_stats *)&tp->MacStat);
  1135. }
  1136. static FCBlock *smctr_get_tx_fcb(struct net_device *dev, __u16 queue,
  1137. __u16 bytes_count)
  1138. {
  1139. struct net_local *tp = netdev_priv(dev);
  1140. FCBlock *pFCB;
  1141. BDBlock *pbdb;
  1142. unsigned short alloc_size;
  1143. unsigned short *temp;
  1144. if(smctr_debug > 20)
  1145. printk(KERN_DEBUG "smctr_get_tx_fcb\n");
  1146. /* check if there is enough FCB blocks */
  1147. if(tp->num_tx_fcbs_used[queue] >= tp->num_tx_fcbs[queue])
  1148. return ((FCBlock *)(-1L));
  1149. /* round off the input pkt size to the nearest even number */
  1150. alloc_size = (bytes_count + 1) & 0xfffe;
  1151. /* check if enough mem */
  1152. if((tp->tx_buff_used[queue] + alloc_size) > tp->tx_buff_size[queue])
  1153. return ((FCBlock *)(-1L));
  1154. /* check if past the end ;
  1155. * if exactly enough mem to end of ring, alloc from front.
  1156. * this avoids update of curr when curr = end
  1157. */
  1158. if(((unsigned long)(tp->tx_buff_curr[queue]) + alloc_size)
  1159. >= (unsigned long)(tp->tx_buff_end[queue]))
  1160. {
  1161. /* check if enough memory from ring head */
  1162. alloc_size = alloc_size +
  1163. (__u16)((__u32)tp->tx_buff_end[queue]
  1164. - (__u32)tp->tx_buff_curr[queue]);
  1165. if((tp->tx_buff_used[queue] + alloc_size)
  1166. > tp->tx_buff_size[queue])
  1167. {
  1168. return ((FCBlock *)(-1L));
  1169. }
  1170. /* ring wrap */
  1171. tp->tx_buff_curr[queue] = tp->tx_buff_head[queue];
  1172. }
  1173. tp->tx_buff_used[queue] += alloc_size;
  1174. tp->num_tx_fcbs_used[queue]++;
  1175. tp->tx_fcb_curr[queue]->frame_length = bytes_count;
  1176. tp->tx_fcb_curr[queue]->memory_alloc = alloc_size;
  1177. temp = tp->tx_buff_curr[queue];
  1178. tp->tx_buff_curr[queue]
  1179. = (__u16 *)((__u32)temp + (__u32)((bytes_count + 1) & 0xfffe));
  1180. pbdb = tp->tx_fcb_curr[queue]->bdb_ptr;
  1181. pbdb->buffer_length = bytes_count;
  1182. pbdb->data_block_ptr = temp;
  1183. pbdb->trc_data_block_ptr = TRC_POINTER(temp);
  1184. pFCB = tp->tx_fcb_curr[queue];
  1185. tp->tx_fcb_curr[queue] = tp->tx_fcb_curr[queue]->next_ptr;
  1186. return (pFCB);
  1187. }
  1188. static int smctr_get_upstream_neighbor_addr(struct net_device *dev)
  1189. {
  1190. smctr_issue_read_word_cmd(dev, RW_UPSTREAM_NEIGHBOR_ADDRESS);
  1191. return(smctr_wait_cmd(dev));
  1192. }
  1193. static int smctr_hardware_send_packet(struct net_device *dev,
  1194. struct net_local *tp)
  1195. {
  1196. struct tr_statistics *tstat = &tp->MacStat;
  1197. struct sk_buff *skb;
  1198. FCBlock *fcb;
  1199. if(smctr_debug > 10)
  1200. printk(KERN_DEBUG"%s: smctr_hardware_send_packet\n", dev->name);
  1201. if(tp->status != OPEN)
  1202. return (-1);
  1203. if(tp->monitor_state_ready != 1)
  1204. return (-1);
  1205. for(;;)
  1206. {
  1207. /* Send first buffer from queue */
  1208. skb = skb_dequeue(&tp->SendSkbQueue);
  1209. if(skb == NULL)
  1210. return (-1);
  1211. tp->QueueSkb++;
  1212. if(skb->len < SMC_HEADER_SIZE || skb->len > tp->max_packet_size) return (-1);
  1213. smctr_enable_16bit(dev);
  1214. smctr_set_page(dev, (__u8 *)tp->ram_access);
  1215. if((fcb = smctr_get_tx_fcb(dev, NON_MAC_QUEUE, skb->len))
  1216. == (FCBlock *)(-1L))
  1217. {
  1218. smctr_disable_16bit(dev);
  1219. return (-1);
  1220. }
  1221. smctr_tx_move_frame(dev, skb,
  1222. (__u8 *)fcb->bdb_ptr->data_block_ptr, skb->len);
  1223. smctr_set_page(dev, (__u8 *)fcb);
  1224. smctr_trc_send_packet(dev, fcb, NON_MAC_QUEUE);
  1225. dev_kfree_skb(skb);
  1226. tstat->tx_packets++;
  1227. smctr_disable_16bit(dev);
  1228. }
  1229. return (0);
  1230. }
  1231. static int smctr_init_acbs(struct net_device *dev)
  1232. {
  1233. struct net_local *tp = netdev_priv(dev);
  1234. unsigned int i;
  1235. ACBlock *acb;
  1236. if(smctr_debug > 10)
  1237. printk(KERN_DEBUG "%s: smctr_init_acbs\n", dev->name);
  1238. acb = tp->acb_head;
  1239. acb->cmd_done_status = (ACB_COMMAND_DONE | ACB_COMMAND_SUCCESSFUL);
  1240. acb->cmd_info = ACB_CHAIN_END;
  1241. acb->cmd = 0;
  1242. acb->subcmd = 0;
  1243. acb->data_offset_lo = 0;
  1244. acb->data_offset_hi = 0;
  1245. acb->next_ptr
  1246. = (ACBlock *)(((char *)acb) + sizeof(ACBlock));
  1247. acb->trc_next_ptr = TRC_POINTER(acb->next_ptr);
  1248. for(i = 1; i < tp->num_acbs; i++)
  1249. {
  1250. acb = acb->next_ptr;
  1251. acb->cmd_done_status
  1252. = (ACB_COMMAND_DONE | ACB_COMMAND_SUCCESSFUL);
  1253. acb->cmd_info = ACB_CHAIN_END;
  1254. acb->cmd = 0;
  1255. acb->subcmd = 0;
  1256. acb->data_offset_lo = 0;
  1257. acb->data_offset_hi = 0;
  1258. acb->next_ptr
  1259. = (ACBlock *)(((char *)acb) + sizeof(ACBlock));
  1260. acb->trc_next_ptr = TRC_POINTER(acb->next_ptr);
  1261. }
  1262. acb->next_ptr = tp->acb_head;
  1263. acb->trc_next_ptr = TRC_POINTER(tp->acb_head);
  1264. tp->acb_next = tp->acb_head->next_ptr;
  1265. tp->acb_curr = tp->acb_head->next_ptr;
  1266. tp->num_acbs_used = 0;
  1267. return (0);
  1268. }
  1269. static int smctr_init_adapter(struct net_device *dev)
  1270. {
  1271. struct net_local *tp = netdev_priv(dev);
  1272. int err;
  1273. if(smctr_debug > 10)
  1274. printk(KERN_DEBUG "%s: smctr_init_adapter\n", dev->name);
  1275. tp->status = CLOSED;
  1276. tp->page_offset_mask = (tp->ram_usable * 1024) - 1;
  1277. skb_queue_head_init(&tp->SendSkbQueue);
  1278. tp->QueueSkb = MAX_TX_QUEUE;
  1279. if(!(tp->group_address_0 & 0x0080))
  1280. tp->group_address_0 |= 0x00C0;
  1281. if(!(tp->functional_address_0 & 0x00C0))
  1282. tp->functional_address_0 |= 0x00C0;
  1283. tp->functional_address[0] &= 0xFF7F;
  1284. if(tp->authorized_function_classes == 0)
  1285. tp->authorized_function_classes = 0x7FFF;
  1286. if(tp->authorized_access_priority == 0)
  1287. tp->authorized_access_priority = 0x06;
  1288. smctr_disable_bic_int(dev);
  1289. smctr_set_trc_reset(dev->base_addr);
  1290. smctr_enable_16bit(dev);
  1291. smctr_set_page(dev, (__u8 *)tp->ram_access);
  1292. if(smctr_checksum_firmware(dev))
  1293. {
  1294. printk(KERN_ERR "%s: Previously loaded firmware is missing\n",dev->name); return (-ENOENT);
  1295. }
  1296. if((err = smctr_ram_memory_test(dev)))
  1297. {
  1298. printk(KERN_ERR "%s: RAM memory test failed.\n", dev->name);
  1299. return (-EIO);
  1300. }
  1301. smctr_set_rx_look_ahead(dev);
  1302. smctr_load_node_addr(dev);
  1303. /* Initialize adapter for Internal Self Test. */
  1304. smctr_reset_adapter(dev);
  1305. if((err = smctr_init_card_real(dev)))
  1306. {
  1307. printk(KERN_ERR "%s: Initialization of card failed (%d)\n",
  1308. dev->name, err);
  1309. return (-EINVAL);
  1310. }
  1311. /* This routine clobbers the TRC's internal registers. */
  1312. if((err = smctr_internal_self_test(dev)))
  1313. {
  1314. printk(KERN_ERR "%s: Card failed internal self test (%d)\n",
  1315. dev->name, err);
  1316. return (-EINVAL);
  1317. }
  1318. /* Re-Initialize adapter's internal registers */
  1319. smctr_reset_adapter(dev);
  1320. if((err = smctr_init_card_real(dev)))
  1321. {
  1322. printk(KERN_ERR "%s: Initialization of card failed (%d)\n",
  1323. dev->name, err);
  1324. return (-EINVAL);
  1325. }
  1326. smctr_enable_bic_int(dev);
  1327. if((err = smctr_issue_enable_int_cmd(dev, TRC_INTERRUPT_ENABLE_MASK)))
  1328. return (err);
  1329. smctr_disable_16bit(dev);
  1330. return (0);
  1331. }
  1332. static int smctr_init_card_real(struct net_device *dev)
  1333. {
  1334. struct net_local *tp = netdev_priv(dev);
  1335. int err = 0;
  1336. if(smctr_debug > 10)
  1337. printk(KERN_DEBUG "%s: smctr_init_card_real\n", dev->name);
  1338. tp->sh_mem_used = 0;
  1339. tp->num_acbs = NUM_OF_ACBS;
  1340. /* Range Check Max Packet Size */
  1341. if(tp->max_packet_size < 256)
  1342. tp->max_packet_size = 256;
  1343. else
  1344. {
  1345. if(tp->max_packet_size > NON_MAC_TX_BUFFER_MEMORY)
  1346. tp->max_packet_size = NON_MAC_TX_BUFFER_MEMORY;
  1347. }
  1348. tp->num_of_tx_buffs = (NON_MAC_TX_BUFFER_MEMORY
  1349. / tp->max_packet_size) - 1;
  1350. if(tp->num_of_tx_buffs > NUM_NON_MAC_TX_FCBS)
  1351. tp->num_of_tx_buffs = NUM_NON_MAC_TX_FCBS;
  1352. else
  1353. {
  1354. if(tp->num_of_tx_buffs == 0)
  1355. tp->num_of_tx_buffs = 1;
  1356. }
  1357. /* Tx queue constants */
  1358. tp->num_tx_fcbs [BUG_QUEUE] = NUM_BUG_TX_FCBS;
  1359. tp->num_tx_bdbs [BUG_QUEUE] = NUM_BUG_TX_BDBS;
  1360. tp->tx_buff_size [BUG_QUEUE] = BUG_TX_BUFFER_MEMORY;
  1361. tp->tx_buff_used [BUG_QUEUE] = 0;
  1362. tp->tx_queue_status [BUG_QUEUE] = NOT_TRANSMITING;
  1363. tp->num_tx_fcbs [MAC_QUEUE] = NUM_MAC_TX_FCBS;
  1364. tp->num_tx_bdbs [MAC_QUEUE] = NUM_MAC_TX_BDBS;
  1365. tp->tx_buff_size [MAC_QUEUE] = MAC_TX_BUFFER_MEMORY;
  1366. tp->tx_buff_used [MAC_QUEUE] = 0;
  1367. tp->tx_queue_status [MAC_QUEUE] = NOT_TRANSMITING;
  1368. tp->num_tx_fcbs [NON_MAC_QUEUE] = NUM_NON_MAC_TX_FCBS;
  1369. tp->num_tx_bdbs [NON_MAC_QUEUE] = NUM_NON_MAC_TX_BDBS;
  1370. tp->tx_buff_size [NON_MAC_QUEUE] = NON_MAC_TX_BUFFER_MEMORY;
  1371. tp->tx_buff_used [NON_MAC_QUEUE] = 0;
  1372. tp->tx_queue_status [NON_MAC_QUEUE] = NOT_TRANSMITING;
  1373. /* Receive Queue Constants */
  1374. tp->num_rx_fcbs[MAC_QUEUE] = NUM_MAC_RX_FCBS;
  1375. tp->num_rx_bdbs[MAC_QUEUE] = NUM_MAC_RX_BDBS;
  1376. if(tp->extra_info & CHIP_REV_MASK)
  1377. tp->num_rx_fcbs[NON_MAC_QUEUE] = 78; /* 825 Rev. XE */
  1378. else
  1379. tp->num_rx_fcbs[NON_MAC_QUEUE] = 7; /* 825 Rev. XD */
  1380. tp->num_rx_bdbs[NON_MAC_QUEUE] = smctr_get_num_rx_bdbs(dev);
  1381. smctr_alloc_shared_memory(dev);
  1382. smctr_init_shared_memory(dev);
  1383. if((err = smctr_issue_init_timers_cmd(dev)))
  1384. return (err);
  1385. if((err = smctr_issue_init_txrx_cmd(dev)))
  1386. {
  1387. printk(KERN_ERR "%s: Hardware failure\n", dev->name);
  1388. return (err);
  1389. }
  1390. return (0);
  1391. }
  1392. static int smctr_init_rx_bdbs(struct net_device *dev)
  1393. {
  1394. struct net_local *tp = netdev_priv(dev);
  1395. unsigned int i, j;
  1396. BDBlock *bdb;
  1397. __u16 *buf;
  1398. if(smctr_debug > 10)
  1399. printk(KERN_DEBUG "%s: smctr_init_rx_bdbs\n", dev->name);
  1400. for(i = 0; i < NUM_RX_QS_USED; i++)
  1401. {
  1402. bdb = tp->rx_bdb_head[i];
  1403. buf = tp->rx_buff_head[i];
  1404. bdb->info = (BDB_CHAIN_END | BDB_NO_WARNING);
  1405. bdb->buffer_length = RX_DATA_BUFFER_SIZE;
  1406. bdb->next_ptr = (BDBlock *)(((char *)bdb) + sizeof(BDBlock));
  1407. bdb->data_block_ptr = buf;
  1408. bdb->trc_next_ptr = TRC_POINTER(bdb->next_ptr);
  1409. if(i == NON_MAC_QUEUE)
  1410. bdb->trc_data_block_ptr = RX_BUFF_TRC_POINTER(buf);
  1411. else
  1412. bdb->trc_data_block_ptr = TRC_POINTER(buf);
  1413. for(j = 1; j < tp->num_rx_bdbs[i]; j++)
  1414. {
  1415. bdb->next_ptr->back_ptr = bdb;
  1416. bdb = bdb->next_ptr;
  1417. buf = (__u16 *)((char *)buf + RX_DATA_BUFFER_SIZE);
  1418. bdb->info = (BDB_NOT_CHAIN_END | BDB_NO_WARNING);
  1419. bdb->buffer_length = RX_DATA_BUFFER_SIZE;
  1420. bdb->next_ptr = (BDBlock *)(((char *)bdb) + sizeof(BDBlock));
  1421. bdb->data_block_ptr = buf;
  1422. bdb->trc_next_ptr = TRC_POINTER(bdb->next_ptr);
  1423. if(i == NON_MAC_QUEUE)
  1424. bdb->trc_data_block_ptr = RX_BUFF_TRC_POINTER(buf);
  1425. else
  1426. bdb->trc_data_block_ptr = TRC_POINTER(buf);
  1427. }
  1428. bdb->next_ptr = tp->rx_bdb_head[i];
  1429. bdb->trc_next_ptr = TRC_POINTER(tp->rx_bdb_head[i]);
  1430. tp->rx_bdb_head[i]->back_ptr = bdb;
  1431. tp->rx_bdb_curr[i] = tp->rx_bdb_head[i]->next_ptr;
  1432. }
  1433. return (0);
  1434. }
  1435. static int smctr_init_rx_fcbs(struct net_device *dev)
  1436. {
  1437. struct net_local *tp = netdev_priv(dev);
  1438. unsigned int i, j;
  1439. FCBlock *fcb;
  1440. for(i = 0; i < NUM_RX_QS_USED; i++)
  1441. {
  1442. fcb = tp->rx_fcb_head[i];
  1443. fcb->frame_status = 0;
  1444. fcb->frame_length = 0;
  1445. fcb->info = FCB_CHAIN_END;
  1446. fcb->next_ptr = (FCBlock *)(((char*)fcb) + sizeof(FCBlock));
  1447. if(i == NON_MAC_QUEUE)
  1448. fcb->trc_next_ptr = RX_FCB_TRC_POINTER(fcb->next_ptr);
  1449. else
  1450. fcb->trc_next_ptr = TRC_POINTER(fcb->next_ptr);
  1451. for(j = 1; j < tp->num_rx_fcbs[i]; j++)
  1452. {
  1453. fcb->next_ptr->back_ptr = fcb;
  1454. fcb = fcb->next_ptr;
  1455. fcb->frame_status = 0;
  1456. fcb->frame_length = 0;
  1457. fcb->info = FCB_WARNING;
  1458. fcb->next_ptr
  1459. = (FCBlock *)(((char *)fcb) + sizeof(FCBlock));
  1460. if(i == NON_MAC_QUEUE)
  1461. fcb->trc_next_ptr
  1462. = RX_FCB_TRC_POINTER(fcb->next_ptr);
  1463. else
  1464. fcb->trc_next_ptr
  1465. = TRC_POINTER(fcb->next_ptr);
  1466. }
  1467. fcb->next_ptr = tp->rx_fcb_head[i];
  1468. if(i == NON_MAC_QUEUE)
  1469. fcb->trc_next_ptr = RX_FCB_TRC_POINTER(fcb->next_ptr);
  1470. else
  1471. fcb->trc_next_ptr = TRC_POINTER(fcb->next_ptr);
  1472. tp->rx_fcb_head[i]->back_ptr = fcb;
  1473. tp->rx_fcb_curr[i] = tp->rx_fcb_head[i]->next_ptr;
  1474. }
  1475. return(0);
  1476. }
  1477. static int smctr_init_shared_memory(struct net_device *dev)
  1478. {
  1479. struct net_local *tp = netdev_priv(dev);
  1480. unsigned int i;
  1481. __u32 *iscpb;
  1482. if(smctr_debug > 10)
  1483. printk(KERN_DEBUG "%s: smctr_init_shared_memory\n", dev->name);
  1484. smctr_set_page(dev, (__u8 *)(unsigned int)tp->iscpb_ptr);
  1485. /* Initialize Initial System Configuration Point. (ISCP) */
  1486. iscpb = (__u32 *)PAGE_POINTER(&tp->iscpb_ptr->trc_scgb_ptr);
  1487. *iscpb = (__u32)(SWAP_WORDS(TRC_POINTER(tp->scgb_ptr)));
  1488. smctr_set_page(dev, (__u8 *)tp->ram_access);
  1489. /* Initialize System Configuration Pointers. (SCP) */
  1490. tp->scgb_ptr->config = (SCGB_ADDRESS_POINTER_FORMAT
  1491. | SCGB_MULTI_WORD_CONTROL | SCGB_DATA_FORMAT
  1492. | SCGB_BURST_LENGTH);
  1493. tp->scgb_ptr->trc_sclb_ptr = TRC_POINTER(tp->sclb_ptr);
  1494. tp->scgb_ptr->trc_acb_ptr = TRC_POINTER(tp->acb_head);
  1495. tp->scgb_ptr->trc_isb_ptr = TRC_POINTER(tp->isb_ptr);
  1496. tp->scgb_ptr->isbsiz = (sizeof(ISBlock)) - 2;
  1497. /* Initialize System Control Block. (SCB) */
  1498. tp->sclb_ptr->valid_command = SCLB_VALID | SCLB_CMD_NOP;
  1499. tp->sclb_ptr->iack_code = 0;
  1500. tp->sclb_ptr->resume_control = 0;
  1501. tp->sclb_ptr->int_mask_control = 0;
  1502. tp->sclb_ptr->int_mask_state = 0;
  1503. /* Initialize Interrupt Status Block. (ISB) */
  1504. for(i = 0; i < NUM_OF_INTERRUPTS; i++)
  1505. {
  1506. tp->isb_ptr->IStatus[i].IType = 0xf0;
  1507. tp->isb_ptr->IStatus[i].ISubtype = 0;
  1508. }
  1509. tp->current_isb_index = 0;
  1510. /* Initialize Action Command Block. (ACB) */
  1511. smctr_init_acbs(dev);
  1512. /* Initialize transmit FCB's and BDB's. */
  1513. smctr_link_tx_fcbs_to_bdbs(dev);
  1514. smctr_init_tx_bdbs(dev);
  1515. smctr_init_tx_fcbs(dev);
  1516. /* Initialize receive FCB's and BDB's. */
  1517. smctr_init_rx_bdbs(dev);
  1518. smctr_init_rx_fcbs(dev);
  1519. return (0);
  1520. }
  1521. static int smctr_init_tx_bdbs(struct net_device *dev)
  1522. {
  1523. struct net_local *tp = netdev_priv(dev);
  1524. unsigned int i, j;
  1525. BDBlock *bdb;
  1526. for(i = 0; i < NUM_TX_QS_USED; i++)
  1527. {
  1528. bdb = tp->tx_bdb_head[i];
  1529. bdb->info = (BDB_NOT_CHAIN_END | BDB_NO_WARNING);
  1530. bdb->next_ptr = (BDBlock *)(((char *)bdb) + sizeof(BDBlock));
  1531. bdb->trc_next_ptr = TRC_POINTER(bdb->next_ptr);
  1532. for(j = 1; j < tp->num_tx_bdbs[i]; j++)
  1533. {
  1534. bdb->next_ptr->back_ptr = bdb;
  1535. bdb = bdb->next_ptr;
  1536. bdb->info = (BDB_NOT_CHAIN_END | BDB_NO_WARNING);
  1537. bdb->next_ptr
  1538. = (BDBlock *)(((char *)bdb) + sizeof( BDBlock)); bdb->trc_next_ptr = TRC_POINTER(bdb->next_ptr);
  1539. }
  1540. bdb->next_ptr = tp->tx_bdb_head[i];
  1541. bdb->trc_next_ptr = TRC_POINTER(tp->tx_bdb_head[i]);
  1542. tp->tx_bdb_head[i]->back_ptr = bdb;
  1543. }
  1544. return (0);
  1545. }
  1546. static int smctr_init_tx_fcbs(struct net_device *dev)
  1547. {
  1548. struct net_local *tp = netdev_priv(dev);
  1549. unsigned int i, j;
  1550. FCBlock *fcb;
  1551. for(i = 0; i < NUM_TX_QS_USED; i++)
  1552. {
  1553. fcb = tp->tx_fcb_head[i];
  1554. fcb->frame_status = 0;
  1555. fcb->frame_length = 0;
  1556. fcb->info = FCB_CHAIN_END;
  1557. fcb->next_ptr = (FCBlock *)(((char *)fcb) + sizeof(FCBlock));
  1558. fcb->trc_next_ptr = TRC_POINTER(fcb->next_ptr);
  1559. for(j = 1; j < tp->num_tx_fcbs[i]; j++)
  1560. {
  1561. fcb->next_ptr->back_ptr = fcb;
  1562. fcb = fcb->next_ptr;
  1563. fcb->frame_status = 0;
  1564. fcb->frame_length = 0;
  1565. fcb->info = FCB_CHAIN_END;
  1566. fcb->next_ptr
  1567. = (FCBlock *)(((char *)fcb) + sizeof(FCBlock));
  1568. fcb->trc_next_ptr = TRC_POINTER(fcb->next_ptr);
  1569. }
  1570. fcb->next_ptr = tp->tx_fcb_head[i];
  1571. fcb->trc_next_ptr = TRC_POINTER(tp->tx_fcb_head[i]);
  1572. tp->tx_fcb_head[i]->back_ptr = fcb;
  1573. tp->tx_fcb_end[i] = tp->tx_fcb_head[i]->next_ptr;
  1574. tp->tx_fcb_curr[i] = tp->tx_fcb_head[i]->next_ptr;
  1575. tp->num_tx_fcbs_used[i] = 0;
  1576. }
  1577. return (0);
  1578. }
  1579. static int smctr_internal_self_test(struct net_device *dev)
  1580. {
  1581. struct net_local *tp = netdev_priv(dev);
  1582. int err;
  1583. if((err = smctr_issue_test_internal_rom_cmd(dev)))
  1584. return (err);
  1585. if((err = smctr_wait_cmd(dev)))
  1586. return (err);
  1587. if(tp->acb_head->cmd_done_status & 0xff)
  1588. return (-1);
  1589. if((err = smctr_issue_test_hic_cmd(dev)))
  1590. return (err);
  1591. if((err = smctr_wait_cmd(dev)))
  1592. return (err);
  1593. if(tp->acb_head->cmd_done_status & 0xff)
  1594. return (-1);
  1595. if((err = smctr_issue_test_mac_reg_cmd(dev)))
  1596. return (err);
  1597. if((err = smctr_wait_cmd(dev)))
  1598. return (err);
  1599. if(tp->acb_head->cmd_done_status & 0xff)
  1600. return (-1);
  1601. return (0);
  1602. }
  1603. /*
  1604. * The typical workload of the driver: Handle the network interface interrupts.
  1605. */
  1606. static irqreturn_t smctr_interrupt(int irq, void *dev_id, struct pt_regs *regs)
  1607. {
  1608. struct net_device *dev = dev_id;
  1609. struct net_local *tp;
  1610. int ioaddr;
  1611. __u16 interrupt_unmask_bits = 0, interrupt_ack_code = 0xff00;
  1612. __u16 err1, err = NOT_MY_INTERRUPT;
  1613. __u8 isb_type, isb_subtype;
  1614. __u16 isb_index;
  1615. if(dev == NULL)
  1616. {
  1617. printk(KERN_CRIT "%s: irq %d for unknown device.\n", dev->name, irq);
  1618. return IRQ_NONE;
  1619. }
  1620. ioaddr = dev->base_addr;
  1621. tp = netdev_priv(dev);
  1622. if(tp->status == NOT_INITIALIZED)
  1623. return IRQ_NONE;
  1624. spin_lock(&tp->lock);
  1625. smctr_disable_bic_int(dev);
  1626. smctr_enable_16bit(dev);
  1627. smctr_clear_int(dev);
  1628. /* First read the LSB */
  1629. while((tp->isb_ptr->IStatus[tp->current_isb_index].IType & 0xf0) == 0)
  1630. {
  1631. isb_index = tp->current_isb_index;
  1632. isb_type = tp->isb_ptr->IStatus[isb_index].IType;
  1633. isb_subtype = tp->isb_ptr->IStatus[isb_index].ISubtype;
  1634. (tp->current_isb_index)++;
  1635. if(tp->current_isb_index == NUM_OF_INTERRUPTS)
  1636. tp->current_isb_index = 0;
  1637. if(isb_type >= 0x10)
  1638. {
  1639. smctr_disable_16bit(dev);
  1640. spin_unlock(&tp->lock);
  1641. return IRQ_HANDLED;
  1642. }
  1643. err = HARDWARE_FAILED;
  1644. interrupt_ack_code = isb_index;
  1645. tp->isb_ptr->IStatus[isb_index].IType |= 0xf0;
  1646. interrupt_unmask_bits |= (1 << (__u16)isb_type);
  1647. switch(isb_type)
  1648. {
  1649. case ISB_IMC_MAC_TYPE_3:
  1650. smctr_disable_16bit(dev);
  1651. switch(isb_subtype)
  1652. {
  1653. case 0:
  1654. tp->monitor_state = MS_MONITOR_FSM_INACTIVE;
  1655. break;
  1656. case 1:
  1657. tp->monitor_state = MS_REPEAT_BEACON_STATE;
  1658. break;
  1659. case 2:
  1660. tp->monitor_state = MS_REPEAT_CLAIM_TOKEN_STATE;
  1661. break;
  1662. case 3:
  1663. tp->monitor_state = MS_TRANSMIT_CLAIM_TOKEN_STATE; break;
  1664. case 4:
  1665. tp->monitor_state = MS_STANDBY_MONITOR_STATE;
  1666. break;
  1667. case 5:
  1668. tp->monitor_state = MS_TRANSMIT_BEACON_STATE;
  1669. break;
  1670. case 6:
  1671. tp->monitor_state = MS_ACTIVE_MONITOR_STATE;
  1672. break;
  1673. case 7:
  1674. tp->monitor_state = MS_TRANSMIT_RING_PURGE_STATE;
  1675. break;
  1676. case 8: /* diagnostic state */
  1677. break;
  1678. case 9:
  1679. tp->monitor_state = MS_BEACON_TEST_STATE;
  1680. if(smctr_lobe_media_test(dev))
  1681. {
  1682. tp->ring_status_flags = RING_STATUS_CHANGED;
  1683. tp->ring_status = AUTO_REMOVAL_ERROR;
  1684. smctr_ring_status_chg(dev);
  1685. smctr_bypass_state(dev);
  1686. }
  1687. else
  1688. smctr_issue_insert_cmd(dev);
  1689. break;
  1690. /* case 0x0a-0xff, illegal states */
  1691. default:
  1692. break;
  1693. }
  1694. tp->ring_status_flags = MONITOR_STATE_CHANGED;
  1695. err = smctr_ring_status_chg(dev);
  1696. smctr_enable_16bit(dev);
  1697. break;
  1698. /* Type 0x02 - MAC Error Counters Interrupt
  1699. * One or more MAC Error Counter is half full
  1700. * MAC Error Counters
  1701. * Lost_FR_Error_Counter
  1702. * RCV_Congestion_Counter
  1703. * FR_copied_Error_Counter
  1704. * FREQ_Error_Counter
  1705. * Token_Error_Counter
  1706. * Line_Error_Counter
  1707. * Internal_Error_Count
  1708. */
  1709. case ISB_IMC_MAC_ERROR_COUNTERS:
  1710. /* Read 802.5 Error Counters */
  1711. err = smctr_issue_read_ring_status_cmd(dev);
  1712. break;
  1713. /* Type 0x04 - MAC Type 2 Interrupt
  1714. * HOST needs to enqueue MAC Frame for transmission
  1715. * SubType Bit 15 - RQ_INIT_PDU( Request Initialization) * Changed from RQ_INIT_PDU to
  1716. * TRC_Status_Changed_Indicate
  1717. */
  1718. case ISB_IMC_MAC_TYPE_2:
  1719. err = smctr_issue_read_ring_status_cmd(dev);
  1720. break;
  1721. /* Type 0x05 - TX Frame Interrupt (FI). */
  1722. case ISB_IMC_TX_FRAME:
  1723. /* BUG QUEUE for TRC stuck receive BUG */
  1724. if(isb_subtype & TX_PENDING_PRIORITY_2)
  1725. {
  1726. if((err = smctr_tx_complete(dev, BUG_QUEUE)) != SUCCESS)
  1727. break;
  1728. }
  1729. /* NON-MAC frames only */
  1730. if(isb_subtype & TX_PENDING_PRIORITY_1)
  1731. {
  1732. if((err = smctr_tx_complete(dev, NON_MAC_QUEUE)) != SUCCESS)
  1733. break;
  1734. }
  1735. /* MAC frames only */
  1736. if(isb_subtype & TX_PENDING_PRIORITY_0)
  1737. err = smctr_tx_complete(dev, MAC_QUEUE); break;
  1738. /* Type 0x06 - TX END OF QUEUE (FE) */
  1739. case ISB_IMC_END_OF_TX_QUEUE:
  1740. /* BUG queue */
  1741. if(isb_subtype & TX_PENDING_PRIORITY_2)
  1742. {
  1743. /* ok to clear Receive FIFO overrun
  1744. * imask send_BUG now completes.
  1745. */
  1746. interrupt_unmask_bits |= 0x800;
  1747. tp->tx_queue_status[BUG_QUEUE] = NOT_TRANSMITING;
  1748. if((err = smctr_tx_complete(dev, BUG_QUEUE)) != SUCCESS)
  1749. break;
  1750. if((err = smctr_restart_tx_chain(dev, BUG_QUEUE)) != SUCCESS)
  1751. break;
  1752. }
  1753. /* NON-MAC queue only */
  1754. if(isb_subtype & TX_PENDING_PRIORITY_1)
  1755. {
  1756. tp->tx_queue_status[NON_MAC_QUEUE] = NOT_TRANSMITING;
  1757. if((err = smctr_tx_complete(dev, NON_MAC_QUEUE)) != SUCCESS)
  1758. break;
  1759. if((err = smctr_restart_tx_chain(dev, NON_MAC_QUEUE)) != SUCCESS)
  1760. break;
  1761. }
  1762. /* MAC queue only */
  1763. if(isb_subtype & TX_PENDING_PRIORITY_0)
  1764. {
  1765. tp->tx_queue_status[MAC_QUEUE] = NOT_TRANSMITING;
  1766. if((err = smctr_tx_complete(dev, MAC_QUEUE)) != SUCCESS)
  1767. break;
  1768. err = smctr_restart_tx_chain(dev, MAC_QUEUE);
  1769. }
  1770. break;
  1771. /* Type 0x07 - NON-MAC RX Resource Interrupt
  1772. * Subtype bit 12 - (BW) BDB warning
  1773. * Subtype bit 13 - (FW) FCB warning
  1774. * Subtype bit 14 - (BE) BDB End of chain
  1775. * Subtype bit 15 - (FE) FCB End of chain
  1776. */
  1777. case ISB_IMC_NON_MAC_RX_RESOURCE:
  1778. tp->rx_fifo_overrun_count = 0;
  1779. tp->receive_queue_number = NON_MAC_QUEUE;
  1780. err1 = smctr_rx_frame(dev);
  1781. if(isb_subtype & NON_MAC_RX_RESOURCE_FE)
  1782. {
  1783. if((err = smctr_issue_resume_rx_fcb_cmd( dev, NON_MAC_QUEUE)) != SUCCESS) break;
  1784. if(tp->ptr_rx_fcb_overruns)
  1785. (*tp->ptr_rx_fcb_overruns)++;
  1786. }
  1787. if(isb_subtype & NON_MAC_RX_RESOURCE_BE)
  1788. {
  1789. if((err = smctr_issue_resume_rx_bdb_cmd( dev, NON_MAC_QUEUE)) != SUCCESS) break;
  1790. if(tp->ptr_rx_bdb_overruns)
  1791. (*tp->ptr_rx_bdb_overruns)++;
  1792. }
  1793. err = err1;
  1794. break;
  1795. /* Type 0x08 - MAC RX Resource Interrupt
  1796. * Subtype bit 12 - (BW) BDB warning
  1797. * Subtype bit 13 - (FW) FCB warning
  1798. * Subtype bit 14 - (BE) BDB End of chain
  1799. * Subtype bit 15 - (FE) FCB End of chain
  1800. */
  1801. case ISB_IMC_MAC_RX_RESOURCE:
  1802. tp->receive_queue_number = MAC_QUEUE;
  1803. err1 = smctr_rx_frame(dev);
  1804. if(isb_subtype & MAC_RX_RESOURCE_FE)
  1805. {
  1806. if((err = smctr_issue_resume_rx_fcb_cmd( dev, MAC_QUEUE)) != SUCCESS)
  1807. break;
  1808. if(tp->ptr_rx_fcb_overruns)
  1809. (*tp->ptr_rx_fcb_overruns)++;
  1810. }
  1811. if(isb_subtype & MAC_RX_RESOURCE_BE)
  1812. {
  1813. if((err = smctr_issue_resume_rx_bdb_cmd( dev, MAC_QUEUE)) != SUCCESS)
  1814. break;
  1815. if(tp->ptr_rx_bdb_overruns)
  1816. (*tp->ptr_rx_bdb_overruns)++;
  1817. }
  1818. err = err1;
  1819. break;
  1820. /* Type 0x09 - NON_MAC RX Frame Interrupt */
  1821. case ISB_IMC_NON_MAC_RX_FRAME:
  1822. tp->rx_fifo_overrun_count = 0;
  1823. tp->receive_queue_number = NON_MAC_QUEUE;
  1824. err = smctr_rx_frame(dev);
  1825. break;
  1826. /* Type 0x0A - MAC RX Frame Interrupt */
  1827. case ISB_IMC_MAC_RX_FRAME:
  1828. tp->receive_queue_number = MAC_QUEUE;
  1829. err = smctr_rx_frame(dev);
  1830. break;
  1831. /* Type 0x0B - TRC status
  1832. * TRC has encountered an error condition
  1833. * subtype bit 14 - transmit FIFO underrun
  1834. * subtype bit 15 - receive FIFO overrun
  1835. */
  1836. case ISB_IMC_TRC_FIFO_STATUS:
  1837. if(isb_subtype & TRC_FIFO_STATUS_TX_UNDERRUN)
  1838. {
  1839. if(tp->ptr_tx_fifo_underruns)
  1840. (*tp->ptr_tx_fifo_underruns)++;
  1841. }
  1842. if(isb_subtype & TRC_FIFO_STATUS_RX_OVERRUN)
  1843. {
  1844. /* update overrun stuck receive counter
  1845. * if >= 3, has to clear it by sending
  1846. * back to back frames. We pick
  1847. * DAT(duplicate address MAC frame)
  1848. */
  1849. tp->rx_fifo_overrun_count++;
  1850. if(tp->rx_fifo_overrun_count >= 3)
  1851. {
  1852. tp->rx_fifo_overrun_count = 0;
  1853. /* delay clearing fifo overrun
  1854. * imask till send_BUG tx
  1855. * complete posted
  1856. */
  1857. interrupt_unmask_bits &= (~0x800);
  1858. printk(KERN_CRIT "Jay please send bug\n");// smctr_send_bug(dev);
  1859. }
  1860. if(tp->ptr_rx_fifo_overruns)
  1861. (*tp->ptr_rx_fifo_overruns)++;
  1862. }
  1863. err = SUCCESS;
  1864. break;
  1865. /* Type 0x0C - Action Command Status Interrupt
  1866. * Subtype bit 14 - CB end of command chain (CE)
  1867. * Subtype bit 15 - CB command interrupt (CI)
  1868. */
  1869. case ISB_IMC_COMMAND_STATUS:
  1870. err = SUCCESS;
  1871. if(tp->acb_head->cmd == ACB_CMD_HIC_NOP)
  1872. {
  1873. printk(KERN_ERR "i1\n");
  1874. smctr_disable_16bit(dev);
  1875. /* XXXXXXXXXXXXXXXXX */
  1876. /* err = UM_Interrupt(dev); */
  1877. smctr_enable_16bit(dev);
  1878. }
  1879. else
  1880. {
  1881. if((tp->acb_head->cmd
  1882. == ACB_CMD_READ_TRC_STATUS)
  1883. && (tp->acb_head->subcmd
  1884. == RW_TRC_STATUS_BLOCK))
  1885. {
  1886. if(tp->ptr_bcn_type != 0)
  1887. {
  1888. *(tp->ptr_bcn_type)
  1889. = (__u32)((SBlock *)tp->misc_command_data)->BCN_Type;
  1890. }
  1891. if(((SBlock *)tp->misc_command_data)->Status_CHG_Indicate & ERROR_COUNTERS_CHANGED)
  1892. {
  1893. smctr_update_err_stats(dev);
  1894. }
  1895. if(((SBlock *)tp->misc_command_data)->Status_CHG_Indicate & TI_NDIS_RING_STATUS_CHANGED)
  1896. {
  1897. tp->ring_status
  1898. = ((SBlock*)tp->misc_command_data)->TI_NDIS_Ring_Status;
  1899. smctr_disable_16bit(dev);
  1900. err = smctr_ring_status_chg(dev);
  1901. smctr_enable_16bit(dev);
  1902. if((tp->ring_status & REMOVE_RECEIVED)
  1903. && (tp->config_word0 & NO_AUTOREMOVE))
  1904. {
  1905. smctr_issue_remove_cmd(dev);
  1906. }
  1907. if(err != SUCCESS)
  1908. {
  1909. tp->acb_pending = 0;
  1910. break;
  1911. }
  1912. }
  1913. if(((SBlock *)tp->misc_command_data)->Status_CHG_Indicate & UNA_CHANGED)
  1914. {
  1915. if(tp->ptr_una)
  1916. {
  1917. tp->ptr_una[0] = SWAP_BYTES(((SBlock *)tp->misc_command_data)->UNA[0]);
  1918. tp->ptr_una[1] = SWAP_BYTES(((SBlock *)tp->misc_command_data)->UNA[1]);
  1919. tp->ptr_una[2] = SWAP_BYTES(((SBlock *)tp->misc_command_data)->UNA[2]);
  1920. }
  1921. }
  1922. if(((SBlock *)tp->misc_command_data)->Status_CHG_Indicate & READY_TO_SEND_RQ_INIT) {
  1923. err = smctr_send_rq_init(dev);
  1924. }
  1925. }
  1926. }
  1927. tp->acb_pending = 0;
  1928. break;
  1929. /* Type 0x0D - MAC Type 1 interrupt
  1930. * Subtype -- 00 FR_BCN received at S12
  1931. * 01 FR_BCN received at S21
  1932. * 02 FR_DAT(DA=MA, A<>0) received at S21
  1933. * 03 TSM_EXP at S21
  1934. * 04 FR_REMOVE received at S42
  1935. * 05 TBR_EXP, BR_FLAG_SET at S42
  1936. * 06 TBT_EXP at S53
  1937. */
  1938. case ISB_IMC_MAC_TYPE_1:
  1939. if(isb_subtype > 8)
  1940. {
  1941. err = HARDWARE_FAILED;
  1942. break;
  1943. }
  1944. err = SUCCESS;
  1945. switch(isb_subtype)
  1946. {
  1947. case 0:
  1948. tp->join_state = JS_BYPASS_STATE;
  1949. if(tp->status != CLOSED)
  1950. {
  1951. tp->status = CLOSED;
  1952. err = smctr_status_chg(dev);
  1953. }
  1954. break;
  1955. case 1:
  1956. tp->join_state = JS_LOBE_TEST_STATE;
  1957. break;
  1958. case 2:
  1959. tp->join_state = JS_DETECT_MONITOR_PRESENT_STATE;
  1960. break;
  1961. case 3:
  1962. tp->join_state = JS_AWAIT_NEW_MONITOR_STATE;
  1963. break;
  1964. case 4:
  1965. tp->join_state = JS_DUPLICATE_ADDRESS_TEST_STATE;
  1966. break;
  1967. case 5:
  1968. tp->join_state = JS_NEIGHBOR_NOTIFICATION_STATE;
  1969. break;
  1970. case 6:
  1971. tp->join_state = JS_REQUEST_INITIALIZATION_STATE;
  1972. break;
  1973. case 7:
  1974. tp->join_state = JS_JOIN_COMPLETE_STATE;
  1975. tp->status = OPEN;
  1976. err = smctr_status_chg(dev);
  1977. break;
  1978. case 8:
  1979. tp->join_state = JS_BYPASS_WAIT_STATE;
  1980. break;
  1981. }
  1982. break ;
  1983. /* Type 0x0E - TRC Initialization Sequence Interrupt
  1984. * Subtype -- 00-FF Initializatin sequence complete
  1985. */
  1986. case ISB_IMC_TRC_INTRNL_TST_STATUS:
  1987. tp->status = INITIALIZED;
  1988. smctr_disable_16bit(dev);
  1989. err = smctr_status_chg(dev);
  1990. smctr_enable_16bit(dev);
  1991. break;
  1992. /* other interrupt types, illegal */
  1993. default:
  1994. break;
  1995. }
  1996. if(err != SUCCESS)
  1997. break;
  1998. }
  1999. /* Checking the ack code instead of the unmask bits here is because :
  2000. * while fixing the stuck receive, DAT frame are sent and mask off
  2001. * FIFO overrun interrupt temporarily (interrupt_unmask_bits = 0)
  2002. * but we still want to issue ack to ISB
  2003. */
  2004. if(!(interrupt_ack_code & 0xff00))
  2005. smctr_issue_int_ack(dev, interrupt_ack_code, interrupt_unmask_bits);
  2006. smctr_disable_16bit(dev);
  2007. smctr_enable_bic_int(dev);
  2008. spin_unlock(&tp->lock);
  2009. return IRQ_HANDLED;
  2010. }
  2011. static int smctr_issue_enable_int_cmd(struct net_device *dev,
  2012. __u16 interrupt_enable_mask)
  2013. {
  2014. struct net_local *tp = netdev_priv(dev);
  2015. int err;
  2016. if((err = smctr_wait_while_cbusy(dev)))
  2017. return (err);
  2018. tp->sclb_ptr->int_mask_control = interrupt_enable_mask;
  2019. tp->sclb_ptr->valid_command = SCLB_VALID | SCLB_CMD_CLEAR_INTERRUPT_MASK;
  2020. smctr_set_ctrl_attention(dev);
  2021. return (0);
  2022. }
  2023. static int smctr_issue_int_ack(struct net_device *dev, __u16 iack_code, __u16 ibits)
  2024. {
  2025. struct net_local *tp = netdev_priv(dev);
  2026. if(smctr_wait_while_cbusy(dev))
  2027. return (-1);
  2028. tp->sclb_ptr->int_mask_control = ibits;
  2029. tp->sclb_ptr->iack_code = iack_code << 1; /* use the offset from base */ tp->sclb_ptr->resume_control = 0;
  2030. tp->sclb_ptr->valid_command = SCLB_VALID | SCLB_IACK_CODE_VALID | SCLB_CMD_CLEAR_INTERRUPT_MASK;
  2031. smctr_set_ctrl_attention(dev);
  2032. return (0);
  2033. }
  2034. static int smctr_issue_init_timers_cmd(struct net_device *dev)
  2035. {
  2036. struct net_local *tp = netdev_priv(dev);
  2037. unsigned int i;
  2038. int err;
  2039. __u16 *pTimer_Struc = (__u16 *)tp->misc_command_data;
  2040. if((err = smctr_wait_while_cbusy(dev)))
  2041. return (err);
  2042. if((err = smctr_wait_cmd(dev)))
  2043. return (err);
  2044. tp->config_word0 = THDREN | DMA_TRIGGER | USETPT | NO_AUTOREMOVE;
  2045. tp->config_word1 = 0;
  2046. if((tp->media_type == MEDIA_STP_16)
  2047. || (tp->media_type == MEDIA_UTP_16)
  2048. || (tp->media_type == MEDIA_STP_16_UTP_16))
  2049. {
  2050. tp->config_word0 |= FREQ_16MB_BIT;
  2051. }
  2052. if(tp->mode_bits & EARLY_TOKEN_REL)
  2053. tp->config_word0 |= ETREN;
  2054. if(tp->mode_bits & LOOPING_MODE_MASK)
  2055. tp->config_word0 |= RX_OWN_BIT;
  2056. else
  2057. tp->config_word0 &= ~RX_OWN_BIT;
  2058. if(tp->receive_mask & PROMISCUOUS_MODE)
  2059. tp->config_word0 |= PROMISCUOUS_BIT;
  2060. else
  2061. tp->config_word0 &= ~PROMISCUOUS_BIT;
  2062. if(tp->receive_mask & ACCEPT_ERR_PACKETS)
  2063. tp->config_word0 |= SAVBAD_BIT;
  2064. else
  2065. tp->config_word0 &= ~SAVBAD_BIT;
  2066. if(tp->receive_mask & ACCEPT_ATT_MAC_FRAMES)
  2067. tp->config_word0 |= RXATMAC;
  2068. else
  2069. tp->config_word0 &= ~RXATMAC;
  2070. if(tp->receive_mask & ACCEPT_MULTI_PROM)
  2071. tp->config_word1 |= MULTICAST_ADDRESS_BIT;
  2072. else
  2073. tp->config_word1 &= ~MULTICAST_ADDRESS_BIT;
  2074. if(tp->receive_mask & ACCEPT_SOURCE_ROUTING_SPANNING)
  2075. tp->config_word1 |= SOURCE_ROUTING_SPANNING_BITS;
  2076. else
  2077. {
  2078. if(tp->receive_mask & ACCEPT_SOURCE_ROUTING)
  2079. tp->config_word1 |= SOURCE_ROUTING_EXPLORER_BIT;
  2080. else
  2081. tp->config_word1 &= ~SOURCE_ROUTING_SPANNING_BITS;
  2082. }
  2083. if((tp->media_type == MEDIA_STP_16)
  2084. || (tp->media_type == MEDIA_UTP_16)
  2085. || (tp->media_type == MEDIA_STP_16_UTP_16))
  2086. {
  2087. tp->config_word1 |= INTERFRAME_SPACING_16;
  2088. }
  2089. else
  2090. tp->config_word1 |= INTERFRAME_SPACING_4;
  2091. *pTimer_Struc++ = tp->config_word0;
  2092. *pTimer_Struc++ = tp->config_word1;
  2093. if((tp->media_type == MEDIA_STP_4)
  2094. || (tp->media_type == MEDIA_UTP_4)
  2095. || (tp->media_type == MEDIA_STP_4_UTP_4))
  2096. {
  2097. *pTimer_Struc++ = 0x00FA; /* prescale */
  2098. *pTimer_Struc++ = 0x2710; /* TPT_limit */
  2099. *pTimer_Struc++ = 0x2710; /* TQP_limit */
  2100. *pTimer_Struc++ = 0x0A28; /* TNT_limit */
  2101. *pTimer_Struc++ = 0x3E80; /* TBT_limit */
  2102. *pTimer_Struc++ = 0x3A98; /* TSM_limit */
  2103. *pTimer_Struc++ = 0x1B58; /* TAM_limit */
  2104. *pTimer_Struc++ = 0x00C8; /* TBR_limit */
  2105. *pTimer_Struc++ = 0x07D0; /* TER_limit */
  2106. *pTimer_Struc++ = 0x000A; /* TGT_limit */
  2107. *pTimer_Struc++ = 0x1162; /* THT_limit */
  2108. *pTimer_Struc++ = 0x07D0; /* TRR_limit */
  2109. *pTimer_Struc++ = 0x1388; /* TVX_limit */
  2110. *pTimer_Struc++ = 0x0000; /* reserved */
  2111. }
  2112. else
  2113. {
  2114. *pTimer_Struc++ = 0x03E8; /* prescale */
  2115. *pTimer_Struc++ = 0x9C40; /* TPT_limit */
  2116. *pTimer_Struc++ = 0x9C40; /* TQP_limit */
  2117. *pTimer_Struc++ = 0x0A28; /* TNT_limit */
  2118. *pTimer_Struc++ = 0x3E80; /* TBT_limit */
  2119. *pTimer_Struc++ = 0x3A98; /* TSM_limit */
  2120. *pTimer_Struc++ = 0x1B58; /* TAM_limit */
  2121. *pTimer_Struc++ = 0x00C8; /* TBR_limit */
  2122. *pTimer_Struc++ = 0x07D0; /* TER_limit */
  2123. *pTimer_Struc++ = 0x000A; /* TGT_limit */
  2124. *pTimer_Struc++ = 0x4588; /* THT_limit */
  2125. *pTimer_Struc++ = 0x1F40; /* TRR_limit */
  2126. *pTimer_Struc++ = 0x4E20; /* TVX_limit */
  2127. *pTimer_Struc++ = 0x0000; /* reserved */
  2128. }
  2129. /* Set node address. */
  2130. *pTimer_Struc++ = dev->dev_addr[0] << 8
  2131. | (dev->dev_addr[1] & 0xFF);
  2132. *pTimer_Struc++ = dev->dev_addr[2] << 8
  2133. | (dev->dev_addr[3] & 0xFF);
  2134. *pTimer_Struc++ = dev->dev_addr[4] << 8
  2135. | (dev->dev_addr[5] & 0xFF);
  2136. /* Set group address. */
  2137. *pTimer_Struc++ = tp->group_address_0 << 8
  2138. | tp->group_address_0 >> 8;
  2139. *pTimer_Struc++ = tp->group_address[0] << 8
  2140. | tp->group_address[0] >> 8;
  2141. *pTimer_Struc++ = tp->group_address[1] << 8
  2142. | tp->group_address[1] >> 8;
  2143. /* Set functional address. */
  2144. *pTimer_Struc++ = tp->functional_address_0 << 8
  2145. | tp->functional_address_0 >> 8;
  2146. *pTimer_Struc++ = tp->functional_address[0] << 8
  2147. | tp->functional_address[0] >> 8;
  2148. *pTimer_Struc++ = tp->functional_address[1] << 8
  2149. | tp->functional_address[1] >> 8;
  2150. /* Set Bit-Wise group address. */
  2151. *pTimer_Struc++ = tp->bitwise_group_address[0] << 8
  2152. | tp->bitwise_group_address[0] >> 8;
  2153. *pTimer_Struc++ = tp->bitwise_group_address[1] << 8
  2154. | tp->bitwise_group_address[1] >> 8;
  2155. /* Set ring number address. */
  2156. *pTimer_Struc++ = tp->source_ring_number;
  2157. *pTimer_Struc++ = tp->target_ring_number;
  2158. /* Physical drop number. */
  2159. *pTimer_Struc++ = (unsigned short)0;
  2160. *pTimer_Struc++ = (unsigned short)0;
  2161. /* Product instance ID. */
  2162. for(i = 0; i < 9; i++)
  2163. *pTimer_Struc++ = (unsigned short)0;
  2164. err = smctr_setup_single_cmd_w_data(dev, ACB_CMD_INIT_TRC_TIMERS, 0);
  2165. return (err);
  2166. }
  2167. static int smctr_issue_init_txrx_cmd(struct net_device *dev)
  2168. {
  2169. struct net_local *tp = netdev_priv(dev);
  2170. unsigned int i;
  2171. int err;
  2172. void **txrx_ptrs = (void *)tp->misc_command_data;
  2173. if((err = smctr_wait_while_cbusy(dev)))
  2174. return (err);
  2175. if((err = smctr_wait_cmd(dev)))
  2176. {
  2177. printk(KERN_ERR "%s: Hardware failure\n", dev->name);
  2178. return (err);
  2179. }
  2180. /* Initialize Transmit Queue Pointers that are used, to point to
  2181. * a single FCB.
  2182. */
  2183. for(i = 0; i < NUM_TX_QS_USED; i++)
  2184. *txrx_ptrs++ = (void *)TRC_POINTER(tp->tx_fcb_head[i]);
  2185. /* Initialize Transmit Queue Pointers that are NOT used to ZERO. */
  2186. for(; i < MAX_TX_QS; i++)
  2187. *txrx_ptrs++ = (void *)0;
  2188. /* Initialize Receive Queue Pointers (MAC and Non-MAC) that are
  2189. * used, to point to a single FCB and a BDB chain of buffers.
  2190. */
  2191. for(i = 0; i < NUM_RX_QS_USED; i++)
  2192. {
  2193. *txrx_ptrs++ = (void *)TRC_POINTER(tp->rx_fcb_head[i]);
  2194. *txrx_ptrs++ = (void *)TRC_POINTER(tp->rx_bdb_head[i]);
  2195. }
  2196. /* Initialize Receive Queue Pointers that are NOT used to ZERO. */
  2197. for(; i < MAX_RX_QS; i++)
  2198. {
  2199. *txrx_ptrs++ = (void *)0;
  2200. *txrx_ptrs++ = (void *)0;
  2201. }
  2202. err = smctr_setup_single_cmd_w_data(dev, ACB_CMD_INIT_TX_RX, 0);
  2203. return (err);
  2204. }
  2205. static int smctr_issue_insert_cmd(struct net_device *dev)
  2206. {
  2207. int err;
  2208. err = smctr_setup_single_cmd(dev, ACB_CMD_INSERT, ACB_SUB_CMD_NOP);
  2209. return (err);
  2210. }
  2211. static int smctr_issue_read_ring_status_cmd(struct net_device *dev)
  2212. {
  2213. int err;
  2214. if((err = smctr_wait_while_cbusy(dev)))
  2215. return (err);
  2216. if((err = smctr_wait_cmd(dev)))
  2217. return (err);
  2218. err = smctr_setup_single_cmd_w_data(dev, ACB_CMD_READ_TRC_STATUS,
  2219. RW_TRC_STATUS_BLOCK);
  2220. return (err);
  2221. }
  2222. static int smctr_issue_read_word_cmd(struct net_device *dev, __u16 aword_cnt)
  2223. {
  2224. int err;
  2225. if((err = smctr_wait_while_cbusy(dev)))
  2226. return (err);
  2227. if((err = smctr_wait_cmd(dev)))
  2228. return (err);
  2229. err = smctr_setup_single_cmd_w_data(dev, ACB_CMD_MCT_READ_VALUE,
  2230. aword_cnt);
  2231. return (err);
  2232. }
  2233. static int smctr_issue_remove_cmd(struct net_device *dev)
  2234. {
  2235. struct net_local *tp = netdev_priv(dev);
  2236. int err;
  2237. if((err = smctr_wait_while_cbusy(dev)))
  2238. return (err);
  2239. tp->sclb_ptr->resume_control = 0;
  2240. tp->sclb_ptr->valid_command = SCLB_VALID | SCLB_CMD_REMOVE;
  2241. smctr_set_ctrl_attention(dev);
  2242. return (0);
  2243. }
  2244. static int smctr_issue_resume_acb_cmd(struct net_device *dev)
  2245. {
  2246. struct net_local *tp = netdev_priv(dev);
  2247. int err;
  2248. if((err = smctr_wait_while_cbusy(dev)))
  2249. return (err);
  2250. tp->sclb_ptr->resume_control = SCLB_RC_ACB;
  2251. tp->sclb_ptr->valid_command = SCLB_VALID | SCLB_RESUME_CONTROL_VALID;
  2252. tp->acb_pending = 1;
  2253. smctr_set_ctrl_attention(dev);
  2254. return (0);
  2255. }
  2256. static int smctr_issue_resume_rx_bdb_cmd(struct net_device *dev, __u16 queue)
  2257. {
  2258. struct net_local *tp = netdev_priv(dev);
  2259. int err;
  2260. if((err = smctr_wait_while_cbusy(dev)))
  2261. return (err);
  2262. if(queue == MAC_QUEUE)
  2263. tp->sclb_ptr->resume_control = SCLB_RC_RX_MAC_BDB;
  2264. else
  2265. tp->sclb_ptr->resume_control = SCLB_RC_RX_NON_MAC_BDB;
  2266. tp->sclb_ptr->valid_command = SCLB_VALID | SCLB_RESUME_CONTROL_VALID;
  2267. smctr_set_ctrl_attention(dev);
  2268. return (0);
  2269. }
  2270. static int smctr_issue_resume_rx_fcb_cmd(struct net_device *dev, __u16 queue)
  2271. {
  2272. struct net_local *tp = netdev_priv(dev);
  2273. if(smctr_debug > 10)
  2274. printk(KERN_DEBUG "%s: smctr_issue_resume_rx_fcb_cmd\n", dev->name);
  2275. if(smctr_wait_while_cbusy(dev))
  2276. return (-1);
  2277. if(queue == MAC_QUEUE)
  2278. tp->sclb_ptr->resume_control = SCLB_RC_RX_MAC_FCB;
  2279. else
  2280. tp->sclb_ptr->resume_control = SCLB_RC_RX_NON_MAC_FCB;
  2281. tp->sclb_ptr->valid_command = SCLB_VALID | SCLB_RESUME_CONTROL_VALID;
  2282. smctr_set_ctrl_attention(dev);
  2283. return (0);
  2284. }
  2285. static int smctr_issue_resume_tx_fcb_cmd(struct net_device *dev, __u16 queue)
  2286. {
  2287. struct net_local *tp = netdev_priv(dev);
  2288. if(smctr_debug > 10)
  2289. printk(KERN_DEBUG "%s: smctr_issue_resume_tx_fcb_cmd\n", dev->name);
  2290. if(smctr_wait_while_cbusy(dev))
  2291. return (-1);
  2292. tp->sclb_ptr->resume_control = (SCLB_RC_TFCB0 << queue);
  2293. tp->sclb_ptr->valid_command = SCLB_RESUME_CONTROL_VALID | SCLB_VALID;
  2294. smctr_set_ctrl_attention(dev);
  2295. return (0);
  2296. }
  2297. static int smctr_issue_test_internal_rom_cmd(struct net_device *dev)
  2298. {
  2299. int err;
  2300. err = smctr_setup_single_cmd(dev, ACB_CMD_MCT_TEST,
  2301. TRC_INTERNAL_ROM_TEST);
  2302. return (err);
  2303. }
  2304. static int smctr_issue_test_hic_cmd(struct net_device *dev)
  2305. {
  2306. int err;
  2307. err = smctr_setup_single_cmd(dev, ACB_CMD_HIC_TEST,
  2308. TRC_HOST_INTERFACE_REG_TEST);
  2309. return (err);
  2310. }
  2311. static int smctr_issue_test_mac_reg_cmd(struct net_device *dev)
  2312. {
  2313. int err;
  2314. err = smctr_setup_single_cmd(dev, ACB_CMD_MCT_TEST,
  2315. TRC_MAC_REGISTERS_TEST);
  2316. return (err);
  2317. }
  2318. static int smctr_issue_trc_loopback_cmd(struct net_device *dev)
  2319. {
  2320. int err;
  2321. err = smctr_setup_single_cmd(dev, ACB_CMD_MCT_TEST,
  2322. TRC_INTERNAL_LOOPBACK);
  2323. return (err);
  2324. }
  2325. static int smctr_issue_tri_loopback_cmd(struct net_device *dev)
  2326. {
  2327. int err;
  2328. err = smctr_setup_single_cmd(dev, ACB_CMD_MCT_TEST,
  2329. TRC_TRI_LOOPBACK);
  2330. return (err);
  2331. }
  2332. static int smctr_issue_write_byte_cmd(struct net_device *dev,
  2333. short aword_cnt, void *byte)
  2334. {
  2335. struct net_local *tp = netdev_priv(dev);
  2336. unsigned int iword, ibyte;
  2337. int err;
  2338. if((err = smctr_wait_while_cbusy(dev)))
  2339. return (err);
  2340. if((err = smctr_wait_cmd(dev)))
  2341. return (err);
  2342. for(iword = 0, ibyte = 0; iword < (unsigned int)(aword_cnt & 0xff);
  2343. iword++, ibyte += 2)
  2344. {
  2345. tp->misc_command_data[iword] = (*((__u8 *)byte + ibyte) << 8)
  2346. | (*((__u8 *)byte + ibyte + 1));
  2347. }
  2348. return (smctr_setup_single_cmd_w_data(dev, ACB_CMD_MCT_WRITE_VALUE,
  2349. aword_cnt));
  2350. }
  2351. static int smctr_issue_write_word_cmd(struct net_device *dev,
  2352. short aword_cnt, void *word)
  2353. {
  2354. struct net_local *tp = netdev_priv(dev);
  2355. unsigned int i, err;
  2356. if((err = smctr_wait_while_cbusy(dev)))
  2357. return (err);
  2358. if((err = smctr_wait_cmd(dev)))
  2359. return (err);
  2360. for(i = 0; i < (unsigned int)(aword_cnt & 0xff); i++)
  2361. tp->misc_command_data[i] = *((__u16 *)word + i);
  2362. err = smctr_setup_single_cmd_w_data(dev, ACB_CMD_MCT_WRITE_VALUE,
  2363. aword_cnt);
  2364. return (err);
  2365. }
  2366. static int smctr_join_complete_state(struct net_device *dev)
  2367. {
  2368. int err;
  2369. err = smctr_setup_single_cmd(dev, ACB_CMD_CHANGE_JOIN_STATE,
  2370. JS_JOIN_COMPLETE_STATE);
  2371. return (err);
  2372. }
  2373. static int smctr_link_tx_fcbs_to_bdbs(struct net_device *dev)
  2374. {
  2375. struct net_local *tp = netdev_priv(dev);
  2376. unsigned int i, j;
  2377. FCBlock *fcb;
  2378. BDBlock *bdb;
  2379. for(i = 0; i < NUM_TX_QS_USED; i++)
  2380. {
  2381. fcb = tp->tx_fcb_head[i];
  2382. bdb = tp->tx_bdb_head[i];
  2383. for(j = 0; j < tp->num_tx_fcbs[i]; j++)
  2384. {
  2385. fcb->bdb_ptr = bdb;
  2386. fcb->trc_bdb_ptr = TRC_POINTER(bdb);
  2387. fcb = (FCBlock *)((char *)fcb + sizeof(FCBlock));
  2388. bdb = (BDBlock *)((char *)bdb + sizeof(BDBlock));
  2389. }
  2390. }
  2391. return (0);
  2392. }
  2393. static int smctr_load_firmware(struct net_device *dev)
  2394. {
  2395. struct net_local *tp = netdev_priv(dev);
  2396. __u16 i, checksum = 0;
  2397. int err = 0;
  2398. if(smctr_debug > 10)
  2399. printk(KERN_DEBUG "%s: smctr_load_firmware\n", dev->name);
  2400. tp->ptr_ucode = smctr_code;
  2401. tp->num_of_tx_buffs = 4;
  2402. tp->mode_bits |= UMAC;
  2403. tp->receive_mask = 0;
  2404. tp->max_packet_size = 4177;
  2405. /* Can only upload the firmware once per adapter reset. */
  2406. if(tp->microcode_version != 0)
  2407. return (UCODE_PRESENT);
  2408. /* Verify the firmware exists and is there in the right amount. */
  2409. if((tp->ptr_ucode == 0L)
  2410. || (*(tp->ptr_ucode + UCODE_VERSION_OFFSET) < UCODE_VERSION))
  2411. {
  2412. return (UCODE_NOT_PRESENT);
  2413. }
  2414. /* UCODE_SIZE is not included in Checksum. */
  2415. for(i = 0; i < *((__u16 *)(tp->ptr_ucode + UCODE_SIZE_OFFSET)); i += 2)
  2416. checksum += *((__u16 *)(tp->ptr_ucode + 2 + i));
  2417. if(checksum)
  2418. return (UCODE_NOT_PRESENT);
  2419. /* At this point we have a valid firmware image, lets kick it on up. */
  2420. smctr_enable_adapter_ram(dev);
  2421. smctr_enable_16bit(dev);
  2422. smctr_set_page(dev, (__u8 *)tp->ram_access);
  2423. if((smctr_checksum_firmware(dev))
  2424. || (*(tp->ptr_ucode + UCODE_VERSION_OFFSET)
  2425. > tp->microcode_version))
  2426. {
  2427. smctr_enable_adapter_ctrl_store(dev);
  2428. /* Zero out ram space for firmware. */
  2429. for(i = 0; i < CS_RAM_SIZE; i += 2)
  2430. *((__u16 *)(tp->ram_access + i)) = 0;
  2431. smctr_decode_firmware(dev);
  2432. tp->microcode_version = *(tp->ptr_ucode + UCODE_VERSION_OFFSET); *((__u16 *)(tp->ram_access + CS_RAM_VERSION_OFFSET))
  2433. = (tp->microcode_version << 8);
  2434. *((__u16 *)(tp->ram_access + CS_RAM_CHECKSUM_OFFSET))
  2435. = ~(tp->microcode_version << 8) + 1;
  2436. smctr_disable_adapter_ctrl_store(dev);
  2437. if(smctr_checksum_firmware(dev))
  2438. err = HARDWARE_FAILED;
  2439. }
  2440. else
  2441. err = UCODE_PRESENT;
  2442. smctr_disable_16bit(dev);
  2443. return (err);
  2444. }
  2445. static int smctr_load_node_addr(struct net_device *dev)
  2446. {
  2447. int ioaddr = dev->base_addr;
  2448. unsigned int i;
  2449. __u8 r;
  2450. for(i = 0; i < 6; i++)
  2451. {
  2452. r = inb(ioaddr + LAR0 + i);
  2453. dev->dev_addr[i] = (char)r;
  2454. }
  2455. dev->addr_len = 6;
  2456. return (0);
  2457. }
  2458. /* Lobe Media Test.
  2459. * During the transmission of the initial 1500 lobe media MAC frames,
  2460. * the phase lock loop in the 805 chip may lock, and then un-lock, causing
  2461. * the 825 to go into a PURGE state. When performing a PURGE, the MCT
  2462. * microcode will not transmit any frames given to it by the host, and
  2463. * will consequently cause a timeout.
  2464. *
  2465. * NOTE 1: If the monitor_state is MS_BEACON_TEST_STATE, all transmit
  2466. * queues other then the one used for the lobe_media_test should be
  2467. * disabled.!?
  2468. *
  2469. * NOTE 2: If the monitor_state is MS_BEACON_TEST_STATE and the receive_mask
  2470. * has any multi-cast or promiscous bits set, the receive_mask needs to
  2471. * be changed to clear the multi-cast or promiscous mode bits, the lobe_test
  2472. * run, and then the receive mask set back to its original value if the test
  2473. * is successful.
  2474. */
  2475. static int smctr_lobe_media_test(struct net_device *dev)
  2476. {
  2477. struct net_local *tp = netdev_priv(dev);
  2478. unsigned int i, perror = 0;
  2479. unsigned short saved_rcv_mask;
  2480. if(smctr_debug > 10)
  2481. printk(KERN_DEBUG "%s: smctr_lobe_media_test\n", dev->name);
  2482. /* Clear receive mask for lobe test. */
  2483. saved_rcv_mask = tp->receive_mask;
  2484. tp->receive_mask = 0;
  2485. smctr_chg_rx_mask(dev);
  2486. /* Setup the lobe media test. */
  2487. smctr_lobe_media_test_cmd(dev);
  2488. if(smctr_wait_cmd(dev))
  2489. {
  2490. smctr_reset_adapter(dev);
  2491. tp->status = CLOSED;
  2492. return (LOBE_MEDIA_TEST_FAILED);
  2493. }
  2494. /* Tx lobe media test frames. */
  2495. for(i = 0; i < 1500; ++i)
  2496. {
  2497. if(smctr_send_lobe_media_test(dev))
  2498. {
  2499. if(perror)
  2500. {
  2501. smctr_reset_adapter(dev);
  2502. tp->state = CLOSED;
  2503. return (LOBE_MEDIA_TEST_FAILED);
  2504. }
  2505. else
  2506. {
  2507. perror = 1;
  2508. if(smctr_lobe_media_test_cmd(dev))
  2509. {
  2510. smctr_reset_adapter(dev);
  2511. tp->state = CLOSED;
  2512. return (LOBE_MEDIA_TEST_FAILED);
  2513. }
  2514. }
  2515. }
  2516. }
  2517. if(smctr_send_dat(dev))
  2518. {
  2519. if(smctr_send_dat(dev))
  2520. {
  2521. smctr_reset_adapter(dev);
  2522. tp->state = CLOSED;
  2523. return (LOBE_MEDIA_TEST_FAILED);
  2524. }
  2525. }
  2526. /* Check if any frames received during test. */
  2527. if((tp->rx_fcb_curr[MAC_QUEUE]->frame_status)
  2528. || (tp->rx_fcb_curr[NON_MAC_QUEUE]->frame_status))
  2529. {
  2530. smctr_reset_adapter(dev);
  2531. tp->state = CLOSED;
  2532. return (LOBE_MEDIA_TEST_FAILED);
  2533. }
  2534. /* Set receive mask to "Promisc" mode. */
  2535. tp->receive_mask = saved_rcv_mask;
  2536. smctr_chg_rx_mask(dev);
  2537. return (0);
  2538. }
  2539. static int smctr_lobe_media_test_cmd(struct net_device *dev)
  2540. {
  2541. struct net_local *tp = netdev_priv(dev);
  2542. int err;
  2543. if(smctr_debug > 10)
  2544. printk(KERN_DEBUG "%s: smctr_lobe_media_test_cmd\n", dev->name);
  2545. /* Change to lobe media test state. */
  2546. if(tp->monitor_state != MS_BEACON_TEST_STATE)
  2547. {
  2548. smctr_lobe_media_test_state(dev);
  2549. if(smctr_wait_cmd(dev))
  2550. {
  2551. printk(KERN_ERR "Lobe Failed test state\n");
  2552. return (LOBE_MEDIA_TEST_FAILED);
  2553. }
  2554. }
  2555. err = smctr_setup_single_cmd(dev, ACB_CMD_MCT_TEST,
  2556. TRC_LOBE_MEDIA_TEST);
  2557. return (err);
  2558. }
  2559. static int smctr_lobe_media_test_state(struct net_device *dev)
  2560. {
  2561. int err;
  2562. err = smctr_setup_single_cmd(dev, ACB_CMD_CHANGE_JOIN_STATE,
  2563. JS_LOBE_TEST_STATE);
  2564. return (err);
  2565. }
  2566. static int smctr_make_8025_hdr(struct net_device *dev,
  2567. MAC_HEADER *rmf, MAC_HEADER *tmf, __u16 ac_fc)
  2568. {
  2569. tmf->ac = MSB(ac_fc); /* msb is access control */
  2570. tmf->fc = LSB(ac_fc); /* lsb is frame control */
  2571. tmf->sa[0] = dev->dev_addr[0];
  2572. tmf->sa[1] = dev->dev_addr[1];
  2573. tmf->sa[2] = dev->dev_addr[2];
  2574. tmf->sa[3] = dev->dev_addr[3];
  2575. tmf->sa[4] = dev->dev_addr[4];
  2576. tmf->sa[5] = dev->dev_addr[5];
  2577. switch(tmf->vc)
  2578. {
  2579. /* Send RQ_INIT to RPS */
  2580. case RQ_INIT:
  2581. tmf->da[0] = 0xc0;
  2582. tmf->da[1] = 0x00;
  2583. tmf->da[2] = 0x00;
  2584. tmf->da[3] = 0x00;
  2585. tmf->da[4] = 0x00;
  2586. tmf->da[5] = 0x02;
  2587. break;
  2588. /* Send RPT_TX_FORWARD to CRS */
  2589. case RPT_TX_FORWARD:
  2590. tmf->da[0] = 0xc0;
  2591. tmf->da[1] = 0x00;
  2592. tmf->da[2] = 0x00;
  2593. tmf->da[3] = 0x00;
  2594. tmf->da[4] = 0x00;
  2595. tmf->da[5] = 0x10;
  2596. break;
  2597. /* Everything else goes to sender */
  2598. default:
  2599. tmf->da[0] = rmf->sa[0];
  2600. tmf->da[1] = rmf->sa[1];
  2601. tmf->da[2] = rmf->sa[2];
  2602. tmf->da[3] = rmf->sa[3];
  2603. tmf->da[4] = rmf->sa[4];
  2604. tmf->da[5] = rmf->sa[5];
  2605. break;
  2606. }
  2607. return (0);
  2608. }
  2609. static int smctr_make_access_pri(struct net_device *dev, MAC_SUB_VECTOR *tsv)
  2610. {
  2611. struct net_local *tp = netdev_priv(dev);
  2612. tsv->svi = AUTHORIZED_ACCESS_PRIORITY;
  2613. tsv->svl = S_AUTHORIZED_ACCESS_PRIORITY;
  2614. tsv->svv[0] = MSB(tp->authorized_access_priority);
  2615. tsv->svv[1] = LSB(tp->authorized_access_priority);
  2616. return (0);
  2617. }
  2618. static int smctr_make_addr_mod(struct net_device *dev, MAC_SUB_VECTOR *tsv)
  2619. {
  2620. tsv->svi = ADDRESS_MODIFER;
  2621. tsv->svl = S_ADDRESS_MODIFER;
  2622. tsv->svv[0] = 0;
  2623. tsv->svv[1] = 0;
  2624. return (0);
  2625. }
  2626. static int smctr_make_auth_funct_class(struct net_device *dev,
  2627. MAC_SUB_VECTOR *tsv)
  2628. {
  2629. struct net_local *tp = netdev_priv(dev);
  2630. tsv->svi = AUTHORIZED_FUNCTION_CLASS;
  2631. tsv->svl = S_AUTHORIZED_FUNCTION_CLASS;
  2632. tsv->svv[0] = MSB(tp->authorized_function_classes);
  2633. tsv->svv[1] = LSB(tp->authorized_function_classes);
  2634. return (0);
  2635. }
  2636. static int smctr_make_corr(struct net_device *dev,
  2637. MAC_SUB_VECTOR *tsv, __u16 correlator)
  2638. {
  2639. tsv->svi = CORRELATOR;
  2640. tsv->svl = S_CORRELATOR;
  2641. tsv->svv[0] = MSB(correlator);
  2642. tsv->svv[1] = LSB(correlator);
  2643. return (0);
  2644. }
  2645. static int smctr_make_funct_addr(struct net_device *dev, MAC_SUB_VECTOR *tsv)
  2646. {
  2647. struct net_local *tp = netdev_priv(dev);
  2648. smctr_get_functional_address(dev);
  2649. tsv->svi = FUNCTIONAL_ADDRESS;
  2650. tsv->svl = S_FUNCTIONAL_ADDRESS;
  2651. tsv->svv[0] = MSB(tp->misc_command_data[0]);
  2652. tsv->svv[1] = LSB(tp->misc_command_data[0]);
  2653. tsv->svv[2] = MSB(tp->misc_command_data[1]);
  2654. tsv->svv[3] = LSB(tp->misc_command_data[1]);
  2655. return (0);
  2656. }
  2657. static int smctr_make_group_addr(struct net_device *dev, MAC_SUB_VECTOR *tsv)
  2658. {
  2659. struct net_local *tp = netdev_priv(dev);
  2660. smctr_get_group_address(dev);
  2661. tsv->svi = GROUP_ADDRESS;
  2662. tsv->svl = S_GROUP_ADDRESS;
  2663. tsv->svv[0] = MSB(tp->misc_command_data[0]);
  2664. tsv->svv[1] = LSB(tp->misc_command_data[0]);
  2665. tsv->svv[2] = MSB(tp->misc_command_data[1]);
  2666. tsv->svv[3] = LSB(tp->misc_command_data[1]);
  2667. /* Set Group Address Sub-vector to all zeros if only the
  2668. * Group Address/Functional Address Indicator is set.
  2669. */
  2670. if(tsv->svv[0] == 0x80 && tsv->svv[1] == 0x00
  2671. && tsv->svv[2] == 0x00 && tsv->svv[3] == 0x00)
  2672. tsv->svv[0] = 0x00;
  2673. return (0);
  2674. }
  2675. static int smctr_make_phy_drop_num(struct net_device *dev,
  2676. MAC_SUB_VECTOR *tsv)
  2677. {
  2678. struct net_local *tp = netdev_priv(dev);
  2679. smctr_get_physical_drop_number(dev);
  2680. tsv->svi = PHYSICAL_DROP;
  2681. tsv->svl = S_PHYSICAL_DROP;
  2682. tsv->svv[0] = MSB(tp->misc_command_data[0]);
  2683. tsv->svv[1] = LSB(tp->misc_command_data[0]);
  2684. tsv->svv[2] = MSB(tp->misc_command_data[1]);
  2685. tsv->svv[3] = LSB(tp->misc_command_data[1]);
  2686. return (0);
  2687. }
  2688. static int smctr_make_product_id(struct net_device *dev, MAC_SUB_VECTOR *tsv)
  2689. {
  2690. int i;
  2691. tsv->svi = PRODUCT_INSTANCE_ID;
  2692. tsv->svl = S_PRODUCT_INSTANCE_ID;
  2693. for(i = 0; i < 18; i++)
  2694. tsv->svv[i] = 0xF0;
  2695. return (0);
  2696. }
  2697. static int smctr_make_station_id(struct net_device *dev, MAC_SUB_VECTOR *tsv)
  2698. {
  2699. struct net_local *tp = netdev_priv(dev);
  2700. smctr_get_station_id(dev);
  2701. tsv->svi = STATION_IDENTIFER;
  2702. tsv->svl = S_STATION_IDENTIFER;
  2703. tsv->svv[0] = MSB(tp->misc_command_data[0]);
  2704. tsv->svv[1] = LSB(tp->misc_command_data[0]);
  2705. tsv->svv[2] = MSB(tp->misc_command_data[1]);
  2706. tsv->svv[3] = LSB(tp->misc_command_data[1]);
  2707. tsv->svv[4] = MSB(tp->misc_command_data[2]);
  2708. tsv->svv[5] = LSB(tp->misc_command_data[2]);
  2709. return (0);
  2710. }
  2711. static int smctr_make_ring_station_status(struct net_device *dev,
  2712. MAC_SUB_VECTOR * tsv)
  2713. {
  2714. tsv->svi = RING_STATION_STATUS;
  2715. tsv->svl = S_RING_STATION_STATUS;
  2716. tsv->svv[0] = 0;
  2717. tsv->svv[1] = 0;
  2718. tsv->svv[2] = 0;
  2719. tsv->svv[3] = 0;
  2720. tsv->svv[4] = 0;
  2721. tsv->svv[5] = 0;
  2722. return (0);
  2723. }
  2724. static int smctr_make_ring_station_version(struct net_device *dev,
  2725. MAC_SUB_VECTOR *tsv)
  2726. {
  2727. struct net_local *tp = netdev_priv(dev);
  2728. tsv->svi = RING_STATION_VERSION_NUMBER;
  2729. tsv->svl = S_RING_STATION_VERSION_NUMBER;
  2730. tsv->svv[0] = 0xe2; /* EBCDIC - S */
  2731. tsv->svv[1] = 0xd4; /* EBCDIC - M */
  2732. tsv->svv[2] = 0xc3; /* EBCDIC - C */
  2733. tsv->svv[3] = 0x40; /* EBCDIC - */
  2734. tsv->svv[4] = 0xe5; /* EBCDIC - V */
  2735. tsv->svv[5] = 0xF0 + (tp->microcode_version >> 4);
  2736. tsv->svv[6] = 0xF0 + (tp->microcode_version & 0x0f);
  2737. tsv->svv[7] = 0x40; /* EBCDIC - */
  2738. tsv->svv[8] = 0xe7; /* EBCDIC - X */
  2739. if(tp->extra_info & CHIP_REV_MASK)
  2740. tsv->svv[9] = 0xc5; /* EBCDIC - E */
  2741. else
  2742. tsv->svv[9] = 0xc4; /* EBCDIC - D */
  2743. return (0);
  2744. }
  2745. static int smctr_make_tx_status_code(struct net_device *dev,
  2746. MAC_SUB_VECTOR *tsv, __u16 tx_fstatus)
  2747. {
  2748. tsv->svi = TRANSMIT_STATUS_CODE;
  2749. tsv->svl = S_TRANSMIT_STATUS_CODE;
  2750. tsv->svv[0] = ((tx_fstatus & 0x0100 >> 6) || IBM_PASS_SOURCE_ADDR);
  2751. /* Stripped frame status of Transmitted Frame */
  2752. tsv->svv[1] = tx_fstatus & 0xff;
  2753. return (0);
  2754. }
  2755. static int smctr_make_upstream_neighbor_addr(struct net_device *dev,
  2756. MAC_SUB_VECTOR *tsv)
  2757. {
  2758. struct net_local *tp = netdev_priv(dev);
  2759. smctr_get_upstream_neighbor_addr(dev);
  2760. tsv->svi = UPSTREAM_NEIGHBOR_ADDRESS;
  2761. tsv->svl = S_UPSTREAM_NEIGHBOR_ADDRESS;
  2762. tsv->svv[0] = MSB(tp->misc_command_data[0]);
  2763. tsv->svv[1] = LSB(tp->misc_command_data[0]);
  2764. tsv->svv[2] = MSB(tp->misc_command_data[1]);
  2765. tsv->svv[3] = LSB(tp->misc_command_data[1]);
  2766. tsv->svv[4] = MSB(tp->misc_command_data[2]);
  2767. tsv->svv[5] = LSB(tp->misc_command_data[2]);
  2768. return (0);
  2769. }
  2770. static int smctr_make_wrap_data(struct net_device *dev, MAC_SUB_VECTOR *tsv)
  2771. {
  2772. tsv->svi = WRAP_DATA;
  2773. tsv->svl = S_WRAP_DATA;
  2774. return (0);
  2775. }
  2776. /*
  2777. * Open/initialize the board. This is called sometime after
  2778. * booting when the 'ifconfig' program is run.
  2779. *
  2780. * This routine should set everything up anew at each open, even
  2781. * registers that "should" only need to be set once at boot, so that
  2782. * there is non-reboot way to recover if something goes wrong.
  2783. */
  2784. static int smctr_open(struct net_device *dev)
  2785. {
  2786. int err;
  2787. if(smctr_debug > 10)
  2788. printk(KERN_DEBUG "%s: smctr_open\n", dev->name);
  2789. err = smctr_init_adapter(dev);
  2790. if(err < 0)
  2791. return (err);
  2792. return (err);
  2793. }
  2794. /* Interrupt driven open of Token card. */
  2795. static int smctr_open_tr(struct net_device *dev)
  2796. {
  2797. struct net_local *tp = netdev_priv(dev);
  2798. unsigned long flags;
  2799. int err;
  2800. if(smctr_debug > 10)
  2801. printk(KERN_DEBUG "%s: smctr_open_tr\n", dev->name);
  2802. /* Now we can actually open the adapter. */
  2803. if(tp->status == OPEN)
  2804. return (0);
  2805. if(tp->status != INITIALIZED)
  2806. return (-1);
  2807. /* FIXME: it would work a lot better if we masked the irq sources
  2808. on the card here, then we could skip the locking and poll nicely */
  2809. spin_lock_irqsave(&tp->lock, flags);
  2810. smctr_set_page(dev, (__u8 *)tp->ram_access);
  2811. if((err = smctr_issue_resume_rx_fcb_cmd(dev, (short)MAC_QUEUE)))
  2812. goto out;
  2813. if((err = smctr_issue_resume_rx_bdb_cmd(dev, (short)MAC_QUEUE)))
  2814. goto out;
  2815. if((err = smctr_issue_resume_rx_fcb_cmd(dev, (short)NON_MAC_QUEUE)))
  2816. goto out;
  2817. if((err = smctr_issue_resume_rx_bdb_cmd(dev, (short)NON_MAC_QUEUE)))
  2818. goto out;
  2819. tp->status = CLOSED;
  2820. /* Insert into the Ring or Enter Loopback Mode. */
  2821. if((tp->mode_bits & LOOPING_MODE_MASK) == LOOPBACK_MODE_1)
  2822. {
  2823. tp->status = CLOSED;
  2824. if(!(err = smctr_issue_trc_loopback_cmd(dev)))
  2825. {
  2826. if(!(err = smctr_wait_cmd(dev)))
  2827. tp->status = OPEN;
  2828. }
  2829. smctr_status_chg(dev);
  2830. }
  2831. else
  2832. {
  2833. if((tp->mode_bits & LOOPING_MODE_MASK) == LOOPBACK_MODE_2)
  2834. {
  2835. tp->status = CLOSED;
  2836. if(!(err = smctr_issue_tri_loopback_cmd(dev)))
  2837. {
  2838. if(!(err = smctr_wait_cmd(dev)))
  2839. tp->status = OPEN;
  2840. }
  2841. smctr_status_chg(dev);
  2842. }
  2843. else
  2844. {
  2845. if((tp->mode_bits & LOOPING_MODE_MASK)
  2846. == LOOPBACK_MODE_3)
  2847. {
  2848. tp->status = CLOSED;
  2849. if(!(err = smctr_lobe_media_test_cmd(dev)))
  2850. {
  2851. if(!(err = smctr_wait_cmd(dev)))
  2852. tp->status = OPEN;
  2853. }
  2854. smctr_status_chg(dev);
  2855. }
  2856. else
  2857. {
  2858. if(!(err = smctr_lobe_media_test(dev)))
  2859. err = smctr_issue_insert_cmd(dev);
  2860. else
  2861. {
  2862. if(err == LOBE_MEDIA_TEST_FAILED)
  2863. printk(KERN_WARNING "%s: Lobe Media Test Failure - Check cable?\n", dev->name);
  2864. }
  2865. }
  2866. }
  2867. }
  2868. out:
  2869. spin_unlock_irqrestore(&tp->lock, flags);
  2870. return (err);
  2871. }
  2872. /* Check for a network adapter of this type,
  2873. * and return device structure if one exists.
  2874. */
  2875. struct net_device __init *smctr_probe(int unit)
  2876. {
  2877. struct net_device *dev = alloc_trdev(sizeof(struct net_local));
  2878. static const unsigned ports[] = {
  2879. 0x200, 0x220, 0x240, 0x260, 0x280, 0x2A0, 0x2C0, 0x2E0, 0x300,
  2880. 0x320, 0x340, 0x360, 0x380, 0
  2881. };
  2882. const unsigned *port;
  2883. int err = 0;
  2884. if (!dev)
  2885. return ERR_PTR(-ENOMEM);
  2886. SET_MODULE_OWNER(dev);
  2887. if (unit >= 0) {
  2888. sprintf(dev->name, "tr%d", unit);
  2889. netdev_boot_setup_check(dev);
  2890. }
  2891. if (dev->base_addr > 0x1ff) /* Check a single specified location. */
  2892. err = smctr_probe1(dev, dev->base_addr);
  2893. else if(dev->base_addr != 0) /* Don't probe at all. */
  2894. err =-ENXIO;
  2895. else {
  2896. for (port = ports; *port; port++) {
  2897. err = smctr_probe1(dev, *port);
  2898. if (!err)
  2899. break;
  2900. }
  2901. }
  2902. if (err)
  2903. goto out;
  2904. err = register_netdev(dev);
  2905. if (err)
  2906. goto out1;
  2907. return dev;
  2908. out1:
  2909. #ifdef CONFIG_MCA_LEGACY
  2910. { struct net_local *tp = netdev_priv(dev);
  2911. if (tp->slot_num)
  2912. mca_mark_as_unused(tp->slot_num);
  2913. }
  2914. #endif
  2915. release_region(dev->base_addr, SMCTR_IO_EXTENT);
  2916. free_irq(dev->irq, dev);
  2917. out:
  2918. free_netdev(dev);
  2919. return ERR_PTR(err);
  2920. }
  2921. static int __init smctr_probe1(struct net_device *dev, int ioaddr)
  2922. {
  2923. static unsigned version_printed;
  2924. struct net_local *tp = netdev_priv(dev);
  2925. int err;
  2926. __u32 *ram;
  2927. if(smctr_debug && version_printed++ == 0)
  2928. printk(version);
  2929. spin_lock_init(&tp->lock);
  2930. dev->base_addr = ioaddr;
  2931. /* Actually detect an adapter now. */
  2932. err = smctr_chk_isa(dev);
  2933. if(err < 0)
  2934. {
  2935. if ((err = smctr_chk_mca(dev)) < 0) {
  2936. err = -ENODEV;
  2937. goto out;
  2938. }
  2939. }
  2940. tp = netdev_priv(dev);
  2941. dev->mem_start = tp->ram_base;
  2942. dev->mem_end = dev->mem_start + 0x10000;
  2943. ram = (__u32 *)phys_to_virt(dev->mem_start);
  2944. tp->ram_access = *(__u32 *)&ram;
  2945. tp->status = NOT_INITIALIZED;
  2946. err = smctr_load_firmware(dev);
  2947. if(err != UCODE_PRESENT && err != SUCCESS)
  2948. {
  2949. printk(KERN_ERR "%s: Firmware load failed (%d)\n", dev->name, err);
  2950. err = -EIO;
  2951. goto out;
  2952. }
  2953. /* Allow user to specify ring speed on module insert. */
  2954. if(ringspeed == 4)
  2955. tp->media_type = MEDIA_UTP_4;
  2956. else
  2957. tp->media_type = MEDIA_UTP_16;
  2958. printk(KERN_INFO "%s: %s %s at Io %#4x, Irq %d, Rom %#4x, Ram %#4x.\n",
  2959. dev->name, smctr_name, smctr_model,
  2960. (unsigned int)dev->base_addr,
  2961. dev->irq, tp->rom_base, tp->ram_base);
  2962. dev->open = smctr_open;
  2963. dev->stop = smctr_close;
  2964. dev->hard_start_xmit = smctr_send_packet;
  2965. dev->tx_timeout = smctr_timeout;
  2966. dev->watchdog_timeo = HZ;
  2967. dev->get_stats = smctr_get_stats;
  2968. dev->set_multicast_list = &smctr_set_multicast_list;
  2969. return (0);
  2970. out:
  2971. return err;
  2972. }
  2973. static int smctr_process_rx_packet(MAC_HEADER *rmf, __u16 size,
  2974. struct net_device *dev, __u16 rx_status)
  2975. {
  2976. struct net_local *tp = netdev_priv(dev);
  2977. struct sk_buff *skb;
  2978. __u16 rcode, correlator;
  2979. int err = 0;
  2980. __u8 xframe = 1;
  2981. __u16 tx_fstatus;
  2982. rmf->vl = SWAP_BYTES(rmf->vl);
  2983. if(rx_status & FCB_RX_STATUS_DA_MATCHED)
  2984. {
  2985. switch(rmf->vc)
  2986. {
  2987. /* Received MAC Frames Processed by RS. */
  2988. case INIT:
  2989. if((rcode = smctr_rcv_init(dev, rmf, &correlator)) == HARDWARE_FAILED)
  2990. {
  2991. return (rcode);
  2992. }
  2993. if((err = smctr_send_rsp(dev, rmf, rcode,
  2994. correlator)))
  2995. {
  2996. return (err);
  2997. }
  2998. break;
  2999. case CHG_PARM:
  3000. if((rcode = smctr_rcv_chg_param(dev, rmf,
  3001. &correlator)) ==HARDWARE_FAILED)
  3002. {
  3003. return (rcode);
  3004. }
  3005. if((err = smctr_send_rsp(dev, rmf, rcode,
  3006. correlator)))
  3007. {
  3008. return (err);
  3009. }
  3010. break;
  3011. case RQ_ADDR:
  3012. if((rcode = smctr_rcv_rq_addr_state_attch(dev,
  3013. rmf, &correlator)) != POSITIVE_ACK)
  3014. {
  3015. if(rcode == HARDWARE_FAILED)
  3016. return (rcode);
  3017. else
  3018. return (smctr_send_rsp(dev, rmf,
  3019. rcode, correlator));
  3020. }
  3021. if((err = smctr_send_rpt_addr(dev, rmf,
  3022. correlator)))
  3023. {
  3024. return (err);
  3025. }
  3026. break;
  3027. case RQ_ATTCH:
  3028. if((rcode = smctr_rcv_rq_addr_state_attch(dev,
  3029. rmf, &correlator)) != POSITIVE_ACK)
  3030. {
  3031. if(rcode == HARDWARE_FAILED)
  3032. return (rcode);
  3033. else
  3034. return (smctr_send_rsp(dev, rmf,
  3035. rcode,
  3036. correlator));
  3037. }
  3038. if((err = smctr_send_rpt_attch(dev, rmf,
  3039. correlator)))
  3040. {
  3041. return (err);
  3042. }
  3043. break;
  3044. case RQ_STATE:
  3045. if((rcode = smctr_rcv_rq_addr_state_attch(dev,
  3046. rmf, &correlator)) != POSITIVE_ACK)
  3047. {
  3048. if(rcode == HARDWARE_FAILED)
  3049. return (rcode);
  3050. else
  3051. return (smctr_send_rsp(dev, rmf,
  3052. rcode,
  3053. correlator));
  3054. }
  3055. if((err = smctr_send_rpt_state(dev, rmf,
  3056. correlator)))
  3057. {
  3058. return (err);
  3059. }
  3060. break;
  3061. case TX_FORWARD:
  3062. if((rcode = smctr_rcv_tx_forward(dev, rmf))
  3063. != POSITIVE_ACK)
  3064. {
  3065. if(rcode == HARDWARE_FAILED)
  3066. return (rcode);
  3067. else
  3068. return (smctr_send_rsp(dev, rmf,
  3069. rcode,
  3070. correlator));
  3071. }
  3072. if((err = smctr_send_tx_forward(dev, rmf,
  3073. &tx_fstatus)) == HARDWARE_FAILED)
  3074. {
  3075. return (err);
  3076. }
  3077. if(err == A_FRAME_WAS_FORWARDED)
  3078. {
  3079. if((err = smctr_send_rpt_tx_forward(dev,
  3080. rmf, tx_fstatus))
  3081. == HARDWARE_FAILED)
  3082. {
  3083. return (err);
  3084. }
  3085. }
  3086. break;
  3087. /* Received MAC Frames Processed by CRS/REM/RPS. */
  3088. case RSP:
  3089. case RQ_INIT:
  3090. case RPT_NEW_MON:
  3091. case RPT_SUA_CHG:
  3092. case RPT_ACTIVE_ERR:
  3093. case RPT_NN_INCMP:
  3094. case RPT_ERROR:
  3095. case RPT_ATTCH:
  3096. case RPT_STATE:
  3097. case RPT_ADDR:
  3098. break;
  3099. /* Rcvd Att. MAC Frame (if RXATMAC set) or UNKNOWN */
  3100. default:
  3101. xframe = 0;
  3102. if(!(tp->receive_mask & ACCEPT_ATT_MAC_FRAMES))
  3103. {
  3104. rcode = smctr_rcv_unknown(dev, rmf,
  3105. &correlator);
  3106. if((err = smctr_send_rsp(dev, rmf,rcode,
  3107. correlator)))
  3108. {
  3109. return (err);
  3110. }
  3111. }
  3112. break;
  3113. }
  3114. }
  3115. else
  3116. {
  3117. /* 1. DA doesn't match (Promiscuous Mode).
  3118. * 2. Parse for Extended MAC Frame Type.
  3119. */
  3120. switch(rmf->vc)
  3121. {
  3122. case RSP:
  3123. case INIT:
  3124. case RQ_INIT:
  3125. case RQ_ADDR:
  3126. case RQ_ATTCH:
  3127. case RQ_STATE:
  3128. case CHG_PARM:
  3129. case RPT_ADDR:
  3130. case RPT_ERROR:
  3131. case RPT_ATTCH:
  3132. case RPT_STATE:
  3133. case RPT_NEW_MON:
  3134. case RPT_SUA_CHG:
  3135. case RPT_NN_INCMP:
  3136. case RPT_ACTIVE_ERR:
  3137. break;
  3138. default:
  3139. xframe = 0;
  3140. break;
  3141. }
  3142. }
  3143. /* NOTE: UNKNOWN MAC frames will NOT be passed up unless
  3144. * ACCEPT_ATT_MAC_FRAMES is set.
  3145. */
  3146. if(((tp->receive_mask & ACCEPT_ATT_MAC_FRAMES)
  3147. && (xframe == (__u8)0))
  3148. || ((tp->receive_mask & ACCEPT_EXT_MAC_FRAMES)
  3149. && (xframe == (__u8)1)))
  3150. {
  3151. rmf->vl = SWAP_BYTES(rmf->vl);
  3152. if (!(skb = dev_alloc_skb(size)))
  3153. return -ENOMEM;
  3154. skb->len = size;
  3155. /* Slide data into a sleek skb. */
  3156. skb_put(skb, skb->len);
  3157. memcpy(skb->data, rmf, skb->len);
  3158. /* Update Counters */
  3159. tp->MacStat.rx_packets++;
  3160. tp->MacStat.rx_bytes += skb->len;
  3161. /* Kick the packet on up. */
  3162. skb->dev = dev;
  3163. skb->protocol = tr_type_trans(skb, dev);
  3164. netif_rx(skb);
  3165. dev->last_rx = jiffies;
  3166. err = 0;
  3167. }
  3168. return (err);
  3169. }
  3170. /* Adapter RAM test. Incremental word ODD boundary data test. */
  3171. static int smctr_ram_memory_test(struct net_device *dev)
  3172. {
  3173. struct net_local *tp = netdev_priv(dev);
  3174. __u16 page, pages_of_ram, start_pattern = 0, word_pattern = 0,
  3175. word_read = 0, err_word = 0, err_pattern = 0;
  3176. unsigned int err_offset;
  3177. __u32 j, pword;
  3178. __u8 err = 0;
  3179. if(smctr_debug > 10)
  3180. printk(KERN_DEBUG "%s: smctr_ram_memory_test\n", dev->name);
  3181. start_pattern = 0x0001;
  3182. pages_of_ram = tp->ram_size / tp->ram_usable;
  3183. pword = tp->ram_access;
  3184. /* Incremental word ODD boundary test. */
  3185. for(page = 0; (page < pages_of_ram) && (~err);
  3186. page++, start_pattern += 0x8000)
  3187. {
  3188. smctr_set_page(dev, (__u8 *)(tp->ram_access
  3189. + (page * tp->ram_usable * 1024) + 1));
  3190. word_pattern = start_pattern;
  3191. for(j = 1; j < (__u32)(tp->ram_usable * 1024) - 1; j += 2)
  3192. *(__u16 *)(pword + j) = word_pattern++;
  3193. word_pattern = start_pattern;
  3194. for(j = 1; j < (__u32)(tp->ram_usable * 1024) - 1
  3195. && (~err); j += 2, word_pattern++)
  3196. {
  3197. word_read = *(__u16 *)(pword + j);
  3198. if(word_read != word_pattern)
  3199. {
  3200. err = (__u8)1;
  3201. err_offset = j;
  3202. err_word = word_read;
  3203. err_pattern = word_pattern;
  3204. return (RAM_TEST_FAILED);
  3205. }
  3206. }
  3207. }
  3208. /* Zero out memory. */
  3209. for(page = 0; page < pages_of_ram && (~err); page++)
  3210. {
  3211. smctr_set_page(dev, (__u8 *)(tp->ram_access
  3212. + (page * tp->ram_usable * 1024)));
  3213. word_pattern = 0;
  3214. for(j = 0; j < (__u32)tp->ram_usable * 1024; j +=2)
  3215. *(__u16 *)(pword + j) = word_pattern;
  3216. for(j =0; j < (__u32)tp->ram_usable * 1024
  3217. && (~err); j += 2)
  3218. {
  3219. word_read = *(__u16 *)(pword + j);
  3220. if(word_read != word_pattern)
  3221. {
  3222. err = (__u8)1;
  3223. err_offset = j;
  3224. err_word = word_read;
  3225. err_pattern = word_pattern;
  3226. return (RAM_TEST_FAILED);
  3227. }
  3228. }
  3229. }
  3230. smctr_set_page(dev, (__u8 *)tp->ram_access);
  3231. return (0);
  3232. }
  3233. static int smctr_rcv_chg_param(struct net_device *dev, MAC_HEADER *rmf,
  3234. __u16 *correlator)
  3235. {
  3236. MAC_SUB_VECTOR *rsv;
  3237. signed short vlen;
  3238. __u16 rcode = POSITIVE_ACK;
  3239. unsigned int svectors = F_NO_SUB_VECTORS_FOUND;
  3240. /* This Frame can only come from a CRS */
  3241. if((rmf->dc_sc & SC_MASK) != SC_CRS)
  3242. return(E_INAPPROPRIATE_SOURCE_CLASS);
  3243. /* Remove MVID Length from total length. */
  3244. vlen = (signed short)rmf->vl - 4;
  3245. /* Point to First SVID */
  3246. rsv = (MAC_SUB_VECTOR *)((__u32)rmf + sizeof(MAC_HEADER));
  3247. /* Search for Appropriate SVID's. */
  3248. while((vlen > 0) && (rcode == POSITIVE_ACK))
  3249. {
  3250. switch(rsv->svi)
  3251. {
  3252. case CORRELATOR:
  3253. svectors |= F_CORRELATOR;
  3254. rcode = smctr_set_corr(dev, rsv, correlator);
  3255. break;
  3256. case LOCAL_RING_NUMBER:
  3257. svectors |= F_LOCAL_RING_NUMBER;
  3258. rcode = smctr_set_local_ring_num(dev, rsv);
  3259. break;
  3260. case ASSIGN_PHYSICAL_DROP:
  3261. svectors |= F_ASSIGN_PHYSICAL_DROP;
  3262. rcode = smctr_set_phy_drop(dev, rsv);
  3263. break;
  3264. case ERROR_TIMER_VALUE:
  3265. svectors |= F_ERROR_TIMER_VALUE;
  3266. rcode = smctr_set_error_timer_value(dev, rsv);
  3267. break;
  3268. case AUTHORIZED_FUNCTION_CLASS:
  3269. svectors |= F_AUTHORIZED_FUNCTION_CLASS;
  3270. rcode = smctr_set_auth_funct_class(dev, rsv);
  3271. break;
  3272. case AUTHORIZED_ACCESS_PRIORITY:
  3273. svectors |= F_AUTHORIZED_ACCESS_PRIORITY;
  3274. rcode = smctr_set_auth_access_pri(dev, rsv);
  3275. break;
  3276. default:
  3277. rcode = E_SUB_VECTOR_UNKNOWN;
  3278. break;
  3279. }
  3280. /* Let Sender Know if SUM of SV length's is
  3281. * larger then length in MVID length field
  3282. */
  3283. if((vlen -= rsv->svl) < 0)
  3284. rcode = E_VECTOR_LENGTH_ERROR;
  3285. rsv = (MAC_SUB_VECTOR *)((__u32)rsv + rsv->svl);
  3286. }
  3287. if(rcode == POSITIVE_ACK)
  3288. {
  3289. /* Let Sender Know if MVID length field
  3290. * is larger then SUM of SV length's
  3291. */
  3292. if(vlen != 0)
  3293. rcode = E_VECTOR_LENGTH_ERROR;
  3294. else
  3295. {
  3296. /* Let Sender Know if Expected SVID Missing */
  3297. if((svectors & R_CHG_PARM) ^ R_CHG_PARM)
  3298. rcode = E_MISSING_SUB_VECTOR;
  3299. }
  3300. }
  3301. return (rcode);
  3302. }
  3303. static int smctr_rcv_init(struct net_device *dev, MAC_HEADER *rmf,
  3304. __u16 *correlator)
  3305. {
  3306. MAC_SUB_VECTOR *rsv;
  3307. signed short vlen;
  3308. __u16 rcode = POSITIVE_ACK;
  3309. unsigned int svectors = F_NO_SUB_VECTORS_FOUND;
  3310. /* This Frame can only come from a RPS */
  3311. if((rmf->dc_sc & SC_MASK) != SC_RPS)
  3312. return (E_INAPPROPRIATE_SOURCE_CLASS);
  3313. /* Remove MVID Length from total length. */
  3314. vlen = (signed short)rmf->vl - 4;
  3315. /* Point to First SVID */
  3316. rsv = (MAC_SUB_VECTOR *)((__u32)rmf + sizeof(MAC_HEADER));
  3317. /* Search for Appropriate SVID's */
  3318. while((vlen > 0) && (rcode == POSITIVE_ACK))
  3319. {
  3320. switch(rsv->svi)
  3321. {
  3322. case CORRELATOR:
  3323. svectors |= F_CORRELATOR;
  3324. rcode = smctr_set_corr(dev, rsv, correlator);
  3325. break;
  3326. case LOCAL_RING_NUMBER:
  3327. svectors |= F_LOCAL_RING_NUMBER;
  3328. rcode = smctr_set_local_ring_num(dev, rsv);
  3329. break;
  3330. case ASSIGN_PHYSICAL_DROP:
  3331. svectors |= F_ASSIGN_PHYSICAL_DROP;
  3332. rcode = smctr_set_phy_drop(dev, rsv);
  3333. break;
  3334. case ERROR_TIMER_VALUE:
  3335. svectors |= F_ERROR_TIMER_VALUE;
  3336. rcode = smctr_set_error_timer_value(dev, rsv);
  3337. break;
  3338. default:
  3339. rcode = E_SUB_VECTOR_UNKNOWN;
  3340. break;
  3341. }
  3342. /* Let Sender Know if SUM of SV length's is
  3343. * larger then length in MVID length field
  3344. */
  3345. if((vlen -= rsv->svl) < 0)
  3346. rcode = E_VECTOR_LENGTH_ERROR;
  3347. rsv = (MAC_SUB_VECTOR *)((__u32)rsv + rsv->svl);
  3348. }
  3349. if(rcode == POSITIVE_ACK)
  3350. {
  3351. /* Let Sender Know if MVID length field
  3352. * is larger then SUM of SV length's
  3353. */
  3354. if(vlen != 0)
  3355. rcode = E_VECTOR_LENGTH_ERROR;
  3356. else
  3357. {
  3358. /* Let Sender Know if Expected SV Missing */
  3359. if((svectors & R_INIT) ^ R_INIT)
  3360. rcode = E_MISSING_SUB_VECTOR;
  3361. }
  3362. }
  3363. return (rcode);
  3364. }
  3365. static int smctr_rcv_tx_forward(struct net_device *dev, MAC_HEADER *rmf)
  3366. {
  3367. MAC_SUB_VECTOR *rsv;
  3368. signed short vlen;
  3369. __u16 rcode = POSITIVE_ACK;
  3370. unsigned int svectors = F_NO_SUB_VECTORS_FOUND;
  3371. /* This Frame can only come from a CRS */
  3372. if((rmf->dc_sc & SC_MASK) != SC_CRS)
  3373. return (E_INAPPROPRIATE_SOURCE_CLASS);
  3374. /* Remove MVID Length from total length */
  3375. vlen = (signed short)rmf->vl - 4;
  3376. /* Point to First SVID */
  3377. rsv = (MAC_SUB_VECTOR *)((__u32)rmf + sizeof(MAC_HEADER));
  3378. /* Search for Appropriate SVID's */
  3379. while((vlen > 0) && (rcode == POSITIVE_ACK))
  3380. {
  3381. switch(rsv->svi)
  3382. {
  3383. case FRAME_FORWARD:
  3384. svectors |= F_FRAME_FORWARD;
  3385. rcode = smctr_set_frame_forward(dev, rsv,
  3386. rmf->dc_sc);
  3387. break;
  3388. default:
  3389. rcode = E_SUB_VECTOR_UNKNOWN;
  3390. break;
  3391. }
  3392. /* Let Sender Know if SUM of SV length's is
  3393. * larger then length in MVID length field
  3394. */
  3395. if((vlen -= rsv->svl) < 0)
  3396. rcode = E_VECTOR_LENGTH_ERROR;
  3397. rsv = (MAC_SUB_VECTOR *)((__u32)rsv + rsv->svl);
  3398. }
  3399. if(rcode == POSITIVE_ACK)
  3400. {
  3401. /* Let Sender Know if MVID length field
  3402. * is larger then SUM of SV length's
  3403. */
  3404. if(vlen != 0)
  3405. rcode = E_VECTOR_LENGTH_ERROR;
  3406. else
  3407. {
  3408. /* Let Sender Know if Expected SV Missing */
  3409. if((svectors & R_TX_FORWARD) ^ R_TX_FORWARD)
  3410. rcode = E_MISSING_SUB_VECTOR;
  3411. }
  3412. }
  3413. return (rcode);
  3414. }
  3415. static int smctr_rcv_rq_addr_state_attch(struct net_device *dev,
  3416. MAC_HEADER *rmf, __u16 *correlator)
  3417. {
  3418. MAC_SUB_VECTOR *rsv;
  3419. signed short vlen;
  3420. __u16 rcode = POSITIVE_ACK;
  3421. unsigned int svectors = F_NO_SUB_VECTORS_FOUND;
  3422. /* Remove MVID Length from total length */
  3423. vlen = (signed short)rmf->vl - 4;
  3424. /* Point to First SVID */
  3425. rsv = (MAC_SUB_VECTOR *)((__u32)rmf + sizeof(MAC_HEADER));
  3426. /* Search for Appropriate SVID's */
  3427. while((vlen > 0) && (rcode == POSITIVE_ACK))
  3428. {
  3429. switch(rsv->svi)
  3430. {
  3431. case CORRELATOR:
  3432. svectors |= F_CORRELATOR;
  3433. rcode = smctr_set_corr(dev, rsv, correlator);
  3434. break;
  3435. default:
  3436. rcode = E_SUB_VECTOR_UNKNOWN;
  3437. break;
  3438. }
  3439. /* Let Sender Know if SUM of SV length's is
  3440. * larger then length in MVID length field
  3441. */
  3442. if((vlen -= rsv->svl) < 0)
  3443. rcode = E_VECTOR_LENGTH_ERROR;
  3444. rsv = (MAC_SUB_VECTOR *)((__u32)rsv + rsv->svl);
  3445. }
  3446. if(rcode == POSITIVE_ACK)
  3447. {
  3448. /* Let Sender Know if MVID length field
  3449. * is larger then SUM of SV length's
  3450. */
  3451. if(vlen != 0)
  3452. rcode = E_VECTOR_LENGTH_ERROR;
  3453. else
  3454. {
  3455. /* Let Sender Know if Expected SVID Missing */
  3456. if((svectors & R_RQ_ATTCH_STATE_ADDR)
  3457. ^ R_RQ_ATTCH_STATE_ADDR)
  3458. rcode = E_MISSING_SUB_VECTOR;
  3459. }
  3460. }
  3461. return (rcode);
  3462. }
  3463. static int smctr_rcv_unknown(struct net_device *dev, MAC_HEADER *rmf,
  3464. __u16 *correlator)
  3465. {
  3466. MAC_SUB_VECTOR *rsv;
  3467. signed short vlen;
  3468. *correlator = 0;
  3469. /* Remove MVID Length from total length */
  3470. vlen = (signed short)rmf->vl - 4;
  3471. /* Point to First SVID */
  3472. rsv = (MAC_SUB_VECTOR *)((__u32)rmf + sizeof(MAC_HEADER));
  3473. /* Search for CORRELATOR for RSP to UNKNOWN */
  3474. while((vlen > 0) && (*correlator == 0))
  3475. {
  3476. switch(rsv->svi)
  3477. {
  3478. case CORRELATOR:
  3479. smctr_set_corr(dev, rsv, correlator);
  3480. break;
  3481. default:
  3482. break;
  3483. }
  3484. vlen -= rsv->svl;
  3485. rsv = (MAC_SUB_VECTOR *)((__u32)rsv + rsv->svl);
  3486. }
  3487. return (E_UNRECOGNIZED_VECTOR_ID);
  3488. }
  3489. /*
  3490. * Reset the 825 NIC and exit w:
  3491. * 1. The NIC reset cleared (non-reset state), halted and un-initialized.
  3492. * 2. TINT masked.
  3493. * 3. CBUSY masked.
  3494. * 4. TINT clear.
  3495. * 5. CBUSY clear.
  3496. */
  3497. static int smctr_reset_adapter(struct net_device *dev)
  3498. {
  3499. struct net_local *tp = netdev_priv(dev);
  3500. int ioaddr = dev->base_addr;
  3501. /* Reseting the NIC will put it in a halted and un-initialized state. */ smctr_set_trc_reset(ioaddr);
  3502. mdelay(200); /* ~2 ms */
  3503. smctr_clear_trc_reset(ioaddr);
  3504. mdelay(200); /* ~2 ms */
  3505. /* Remove any latched interrupts that occurred prior to reseting the
  3506. * adapter or possibily caused by line glitches due to the reset.
  3507. */
  3508. outb(tp->trc_mask | CSR_CLRTINT | CSR_CLRCBUSY, ioaddr + CSR);
  3509. return (0);
  3510. }
  3511. static int smctr_restart_tx_chain(struct net_device *dev, short queue)
  3512. {
  3513. struct net_local *tp = netdev_priv(dev);
  3514. int err = 0;
  3515. if(smctr_debug > 10)
  3516. printk(KERN_DEBUG "%s: smctr_restart_tx_chain\n", dev->name);
  3517. if(tp->num_tx_fcbs_used[queue] != 0
  3518. && tp->tx_queue_status[queue] == NOT_TRANSMITING)
  3519. {
  3520. tp->tx_queue_status[queue] = TRANSMITING;
  3521. err = smctr_issue_resume_tx_fcb_cmd(dev, queue);
  3522. }
  3523. return (err);
  3524. }
  3525. static int smctr_ring_status_chg(struct net_device *dev)
  3526. {
  3527. struct net_local *tp = netdev_priv(dev);
  3528. if(smctr_debug > 10)
  3529. printk(KERN_DEBUG "%s: smctr_ring_status_chg\n", dev->name);
  3530. /* Check for ring_status_flag: whenever MONITOR_STATE_BIT
  3531. * Bit is set, check value of monitor_state, only then we
  3532. * enable and start transmit/receive timeout (if and only
  3533. * if it is MS_ACTIVE_MONITOR_STATE or MS_STANDBY_MONITOR_STATE)
  3534. */
  3535. if(tp->ring_status_flags == MONITOR_STATE_CHANGED)
  3536. {
  3537. if((tp->monitor_state == MS_ACTIVE_MONITOR_STATE)
  3538. || (tp->monitor_state == MS_STANDBY_MONITOR_STATE))
  3539. {
  3540. tp->monitor_state_ready = 1;
  3541. }
  3542. else
  3543. {
  3544. /* if adapter is NOT in either active monitor
  3545. * or standby monitor state => Disable
  3546. * transmit/receive timeout.
  3547. */
  3548. tp->monitor_state_ready = 0;
  3549. /* Ring speed problem, switching to auto mode. */
  3550. if(tp->monitor_state == MS_MONITOR_FSM_INACTIVE
  3551. && !tp->cleanup)
  3552. {
  3553. printk(KERN_INFO "%s: Incorrect ring speed switching.\n",
  3554. dev->name);
  3555. smctr_set_ring_speed(dev);
  3556. }
  3557. }
  3558. }
  3559. if(!(tp->ring_status_flags & RING_STATUS_CHANGED))
  3560. return (0);
  3561. switch(tp->ring_status)
  3562. {
  3563. case RING_RECOVERY:
  3564. printk(KERN_INFO "%s: Ring Recovery\n", dev->name);
  3565. tp->current_ring_status |= RING_RECOVERY;
  3566. break;
  3567. case SINGLE_STATION:
  3568. printk(KERN_INFO "%s: Single Statinon\n", dev->name);
  3569. tp->current_ring_status |= SINGLE_STATION;
  3570. break;
  3571. case COUNTER_OVERFLOW:
  3572. printk(KERN_INFO "%s: Counter Overflow\n", dev->name);
  3573. tp->current_ring_status |= COUNTER_OVERFLOW;
  3574. break;
  3575. case REMOVE_RECEIVED:
  3576. printk(KERN_INFO "%s: Remove Received\n", dev->name);
  3577. tp->current_ring_status |= REMOVE_RECEIVED;
  3578. break;
  3579. case AUTO_REMOVAL_ERROR:
  3580. printk(KERN_INFO "%s: Auto Remove Error\n", dev->name);
  3581. tp->current_ring_status |= AUTO_REMOVAL_ERROR;
  3582. break;
  3583. case LOBE_WIRE_FAULT:
  3584. printk(KERN_INFO "%s: Lobe Wire Fault\n", dev->name);
  3585. tp->current_ring_status |= LOBE_WIRE_FAULT;
  3586. break;
  3587. case TRANSMIT_BEACON:
  3588. printk(KERN_INFO "%s: Transmit Beacon\n", dev->name);
  3589. tp->current_ring_status |= TRANSMIT_BEACON;
  3590. break;
  3591. case SOFT_ERROR:
  3592. printk(KERN_INFO "%s: Soft Error\n", dev->name);
  3593. tp->current_ring_status |= SOFT_ERROR;
  3594. break;
  3595. case HARD_ERROR:
  3596. printk(KERN_INFO "%s: Hard Error\n", dev->name);
  3597. tp->current_ring_status |= HARD_ERROR;
  3598. break;
  3599. case SIGNAL_LOSS:
  3600. printk(KERN_INFO "%s: Signal Loss\n", dev->name);
  3601. tp->current_ring_status |= SIGNAL_LOSS;
  3602. break;
  3603. default:
  3604. printk(KERN_INFO "%s: Unknown ring status change\n",
  3605. dev->name);
  3606. break;
  3607. }
  3608. return (0);
  3609. }
  3610. static int smctr_rx_frame(struct net_device *dev)
  3611. {
  3612. struct net_local *tp = netdev_priv(dev);
  3613. __u16 queue, status, rx_size, err = 0;
  3614. __u8 *pbuff;
  3615. if(smctr_debug > 10)
  3616. printk(KERN_DEBUG "%s: smctr_rx_frame\n", dev->name);
  3617. queue = tp->receive_queue_number;
  3618. while((status = tp->rx_fcb_curr[queue]->frame_status) != SUCCESS)
  3619. {
  3620. err = HARDWARE_FAILED;
  3621. if(((status & 0x007f) == 0)
  3622. || ((tp->receive_mask & ACCEPT_ERR_PACKETS) != 0))
  3623. {
  3624. /* frame length less the CRC (4 bytes) + FS (1 byte) */
  3625. rx_size = tp->rx_fcb_curr[queue]->frame_length - 5;
  3626. pbuff = smctr_get_rx_pointer(dev, queue);
  3627. smctr_set_page(dev, pbuff);
  3628. smctr_disable_16bit(dev);
  3629. /* pbuff points to addr within one page */
  3630. pbuff = (__u8 *)PAGE_POINTER(pbuff);
  3631. if(queue == NON_MAC_QUEUE)
  3632. {
  3633. struct sk_buff *skb;
  3634. skb = dev_alloc_skb(rx_size);
  3635. if (skb) {
  3636. skb_put(skb, rx_size);
  3637. memcpy(skb->data, pbuff, rx_size);
  3638. /* Update Counters */
  3639. tp->MacStat.rx_packets++;
  3640. tp->MacStat.rx_bytes += skb->len;
  3641. /* Kick the packet on up. */
  3642. skb->dev = dev;
  3643. skb->protocol = tr_type_trans(skb, dev);
  3644. netif_rx(skb);
  3645. dev->last_rx = jiffies;
  3646. } else {
  3647. }
  3648. }
  3649. else
  3650. smctr_process_rx_packet((MAC_HEADER *)pbuff,
  3651. rx_size, dev, status);
  3652. }
  3653. smctr_enable_16bit(dev);
  3654. smctr_set_page(dev, (__u8 *)tp->ram_access);
  3655. smctr_update_rx_chain(dev, queue);
  3656. if(err != SUCCESS)
  3657. break;
  3658. }
  3659. return (err);
  3660. }
  3661. static int smctr_send_dat(struct net_device *dev)
  3662. {
  3663. struct net_local *tp = netdev_priv(dev);
  3664. unsigned int i, err;
  3665. MAC_HEADER *tmf;
  3666. FCBlock *fcb;
  3667. if(smctr_debug > 10)
  3668. printk(KERN_DEBUG "%s: smctr_send_dat\n", dev->name);
  3669. if((fcb = smctr_get_tx_fcb(dev, MAC_QUEUE,
  3670. sizeof(MAC_HEADER))) == (FCBlock *)(-1L))
  3671. {
  3672. return (OUT_OF_RESOURCES);
  3673. }
  3674. /* Initialize DAT Data Fields. */
  3675. tmf = (MAC_HEADER *)fcb->bdb_ptr->data_block_ptr;
  3676. tmf->ac = MSB(AC_FC_DAT);
  3677. tmf->fc = LSB(AC_FC_DAT);
  3678. for(i = 0; i < 6; i++)
  3679. {
  3680. tmf->sa[i] = dev->dev_addr[i];
  3681. tmf->da[i] = dev->dev_addr[i];
  3682. }
  3683. tmf->vc = DAT;
  3684. tmf->dc_sc = DC_RS | SC_RS;
  3685. tmf->vl = 4;
  3686. tmf->vl = SWAP_BYTES(tmf->vl);
  3687. /* Start Transmit. */
  3688. if((err = smctr_trc_send_packet(dev, fcb, MAC_QUEUE)))
  3689. return (err);
  3690. /* Wait for Transmit to Complete */
  3691. for(i = 0; i < 10000; i++)
  3692. {
  3693. if(fcb->frame_status & FCB_COMMAND_DONE)
  3694. break;
  3695. mdelay(1);
  3696. }
  3697. /* Check if GOOD frame Tx'ed. */
  3698. if(!(fcb->frame_status & FCB_COMMAND_DONE)
  3699. || fcb->frame_status & (FCB_TX_STATUS_E | FCB_TX_AC_BITS))
  3700. {
  3701. return (INITIALIZE_FAILED);
  3702. }
  3703. /* De-allocated Tx FCB and Frame Buffer
  3704. * The FCB must be de-allocated manually if executing with
  3705. * interrupts disabled, other wise the ISR (LM_Service_Events)
  3706. * will de-allocate it when the interrupt occurs.
  3707. */
  3708. tp->tx_queue_status[MAC_QUEUE] = NOT_TRANSMITING;
  3709. smctr_update_tx_chain(dev, fcb, MAC_QUEUE);
  3710. return (0);
  3711. }
  3712. static void smctr_timeout(struct net_device *dev)
  3713. {
  3714. /*
  3715. * If we get here, some higher level has decided we are broken.
  3716. * There should really be a "kick me" function call instead.
  3717. *
  3718. * Resetting the token ring adapter takes a long time so just
  3719. * fake transmission time and go on trying. Our own timeout
  3720. * routine is in sktr_timer_chk()
  3721. */
  3722. dev->trans_start = jiffies;
  3723. netif_wake_queue(dev);
  3724. }
  3725. /*
  3726. * Gets skb from system, queues it and checks if it can be sent
  3727. */
  3728. static int smctr_send_packet(struct sk_buff *skb, struct net_device *dev)
  3729. {
  3730. struct net_local *tp = netdev_priv(dev);
  3731. if(smctr_debug > 10)
  3732. printk(KERN_DEBUG "%s: smctr_send_packet\n", dev->name);
  3733. /*
  3734. * Block a transmit overlap
  3735. */
  3736. netif_stop_queue(dev);
  3737. if(tp->QueueSkb == 0)
  3738. return (1); /* Return with tbusy set: queue full */
  3739. tp->QueueSkb--;
  3740. skb_queue_tail(&tp->SendSkbQueue, skb);
  3741. smctr_hardware_send_packet(dev, tp);
  3742. if(tp->QueueSkb > 0)
  3743. netif_wake_queue(dev);
  3744. return (0);
  3745. }
  3746. static int smctr_send_lobe_media_test(struct net_device *dev)
  3747. {
  3748. struct net_local *tp = netdev_priv(dev);
  3749. MAC_SUB_VECTOR *tsv;
  3750. MAC_HEADER *tmf;
  3751. FCBlock *fcb;
  3752. __u32 i;
  3753. int err;
  3754. if(smctr_debug > 15)
  3755. printk(KERN_DEBUG "%s: smctr_send_lobe_media_test\n", dev->name);
  3756. if((fcb = smctr_get_tx_fcb(dev, MAC_QUEUE, sizeof(struct trh_hdr)
  3757. + S_WRAP_DATA + S_WRAP_DATA)) == (FCBlock *)(-1L))
  3758. {
  3759. return (OUT_OF_RESOURCES);
  3760. }
  3761. /* Initialize DAT Data Fields. */
  3762. tmf = (MAC_HEADER *)fcb->bdb_ptr->data_block_ptr;
  3763. tmf->ac = MSB(AC_FC_LOBE_MEDIA_TEST);
  3764. tmf->fc = LSB(AC_FC_LOBE_MEDIA_TEST);
  3765. for(i = 0; i < 6; i++)
  3766. {
  3767. tmf->da[i] = 0;
  3768. tmf->sa[i] = dev->dev_addr[i];
  3769. }
  3770. tmf->vc = LOBE_MEDIA_TEST;
  3771. tmf->dc_sc = DC_RS | SC_RS;
  3772. tmf->vl = 4;
  3773. tsv = (MAC_SUB_VECTOR *)((__u32)tmf + sizeof(MAC_HEADER));
  3774. smctr_make_wrap_data(dev, tsv);
  3775. tmf->vl += tsv->svl;
  3776. tsv = (MAC_SUB_VECTOR *)((__u32)tsv + tsv->svl);
  3777. smctr_make_wrap_data(dev, tsv);
  3778. tmf->vl += tsv->svl;
  3779. /* Start Transmit. */
  3780. tmf->vl = SWAP_BYTES(tmf->vl);
  3781. if((err = smctr_trc_send_packet(dev, fcb, MAC_QUEUE)))
  3782. return (err);
  3783. /* Wait for Transmit to Complete. (10 ms). */
  3784. for(i=0; i < 10000; i++)
  3785. {
  3786. if(fcb->frame_status & FCB_COMMAND_DONE)
  3787. break;
  3788. mdelay(1);
  3789. }
  3790. /* Check if GOOD frame Tx'ed */
  3791. if(!(fcb->frame_status & FCB_COMMAND_DONE)
  3792. || fcb->frame_status & (FCB_TX_STATUS_E | FCB_TX_AC_BITS))
  3793. {
  3794. return (LOBE_MEDIA_TEST_FAILED);
  3795. }
  3796. /* De-allocated Tx FCB and Frame Buffer
  3797. * The FCB must be de-allocated manually if executing with
  3798. * interrupts disabled, other wise the ISR (LM_Service_Events)
  3799. * will de-allocate it when the interrupt occurs.
  3800. */
  3801. tp->tx_queue_status[MAC_QUEUE] = NOT_TRANSMITING;
  3802. smctr_update_tx_chain(dev, fcb, MAC_QUEUE);
  3803. return (0);
  3804. }
  3805. static int smctr_send_rpt_addr(struct net_device *dev, MAC_HEADER *rmf,
  3806. __u16 correlator)
  3807. {
  3808. MAC_HEADER *tmf;
  3809. MAC_SUB_VECTOR *tsv;
  3810. FCBlock *fcb;
  3811. if((fcb = smctr_get_tx_fcb(dev, MAC_QUEUE, sizeof(MAC_HEADER)
  3812. + S_CORRELATOR + S_PHYSICAL_DROP + S_UPSTREAM_NEIGHBOR_ADDRESS
  3813. + S_ADDRESS_MODIFER + S_GROUP_ADDRESS + S_FUNCTIONAL_ADDRESS))
  3814. == (FCBlock *)(-1L))
  3815. {
  3816. return (0);
  3817. }
  3818. tmf = (MAC_HEADER *)fcb->bdb_ptr->data_block_ptr;
  3819. tmf->vc = RPT_ADDR;
  3820. tmf->dc_sc = (rmf->dc_sc & SC_MASK) << 4;
  3821. tmf->vl = 4;
  3822. smctr_make_8025_hdr(dev, rmf, tmf, AC_FC_RPT_ADDR);
  3823. tsv = (MAC_SUB_VECTOR *)((__u32)tmf + sizeof(MAC_HEADER));
  3824. smctr_make_corr(dev, tsv, correlator);
  3825. tmf->vl += tsv->svl;
  3826. tsv = (MAC_SUB_VECTOR *)((__u32)tsv + tsv->svl);
  3827. smctr_make_phy_drop_num(dev, tsv);
  3828. tmf->vl += tsv->svl;
  3829. tsv = (MAC_SUB_VECTOR *)((__u32)tsv + tsv->svl);
  3830. smctr_make_upstream_neighbor_addr(dev, tsv);
  3831. tmf->vl += tsv->svl;
  3832. tsv = (MAC_SUB_VECTOR *)((__u32)tsv + tsv->svl);
  3833. smctr_make_addr_mod(dev, tsv);
  3834. tmf->vl += tsv->svl;
  3835. tsv = (MAC_SUB_VECTOR *)((__u32)tsv + tsv->svl);
  3836. smctr_make_group_addr(dev, tsv);
  3837. tmf->vl += tsv->svl;
  3838. tsv = (MAC_SUB_VECTOR *)((__u32)tsv + tsv->svl);
  3839. smctr_make_funct_addr(dev, tsv);
  3840. tmf->vl += tsv->svl;
  3841. /* Subtract out MVID and MVL which is
  3842. * include in both vl and MAC_HEADER
  3843. */
  3844. /* fcb->frame_length = tmf->vl + sizeof(MAC_HEADER) - 4;
  3845. fcb->bdb_ptr->buffer_length = tmf->vl + sizeof(MAC_HEADER) - 4;
  3846. */
  3847. tmf->vl = SWAP_BYTES(tmf->vl);
  3848. return (smctr_trc_send_packet(dev, fcb, MAC_QUEUE));
  3849. }
  3850. static int smctr_send_rpt_attch(struct net_device *dev, MAC_HEADER *rmf,
  3851. __u16 correlator)
  3852. {
  3853. MAC_HEADER *tmf;
  3854. MAC_SUB_VECTOR *tsv;
  3855. FCBlock *fcb;
  3856. if((fcb = smctr_get_tx_fcb(dev, MAC_QUEUE, sizeof(MAC_HEADER)
  3857. + S_CORRELATOR + S_PRODUCT_INSTANCE_ID + S_FUNCTIONAL_ADDRESS
  3858. + S_AUTHORIZED_FUNCTION_CLASS + S_AUTHORIZED_ACCESS_PRIORITY))
  3859. == (FCBlock *)(-1L))
  3860. {
  3861. return (0);
  3862. }
  3863. tmf = (MAC_HEADER *)fcb->bdb_ptr->data_block_ptr;
  3864. tmf->vc = RPT_ATTCH;
  3865. tmf->dc_sc = (rmf->dc_sc & SC_MASK) << 4;
  3866. tmf->vl = 4;
  3867. smctr_make_8025_hdr(dev, rmf, tmf, AC_FC_RPT_ATTCH);
  3868. tsv = (MAC_SUB_VECTOR *)((__u32)tmf + sizeof(MAC_HEADER));
  3869. smctr_make_corr(dev, tsv, correlator);
  3870. tmf->vl += tsv->svl;
  3871. tsv = (MAC_SUB_VECTOR *)((__u32)tsv + tsv->svl);
  3872. smctr_make_product_id(dev, tsv);
  3873. tmf->vl += tsv->svl;
  3874. tsv = (MAC_SUB_VECTOR *)((__u32)tsv + tsv->svl);
  3875. smctr_make_funct_addr(dev, tsv);
  3876. tmf->vl += tsv->svl;
  3877. tsv = (MAC_SUB_VECTOR *)((__u32)tsv + tsv->svl);
  3878. smctr_make_auth_funct_class(dev, tsv);
  3879. tmf->vl += tsv->svl;
  3880. tsv = (MAC_SUB_VECTOR *)((__u32)tsv + tsv->svl);
  3881. smctr_make_access_pri(dev, tsv);
  3882. tmf->vl += tsv->svl;
  3883. /* Subtract out MVID and MVL which is
  3884. * include in both vl and MAC_HEADER
  3885. */
  3886. /* fcb->frame_length = tmf->vl + sizeof(MAC_HEADER) - 4;
  3887. fcb->bdb_ptr->buffer_length = tmf->vl + sizeof(MAC_HEADER) - 4;
  3888. */
  3889. tmf->vl = SWAP_BYTES(tmf->vl);
  3890. return (smctr_trc_send_packet(dev, fcb, MAC_QUEUE));
  3891. }
  3892. static int smctr_send_rpt_state(struct net_device *dev, MAC_HEADER *rmf,
  3893. __u16 correlator)
  3894. {
  3895. MAC_HEADER *tmf;
  3896. MAC_SUB_VECTOR *tsv;
  3897. FCBlock *fcb;
  3898. if((fcb = smctr_get_tx_fcb(dev, MAC_QUEUE, sizeof(MAC_HEADER)
  3899. + S_CORRELATOR + S_RING_STATION_VERSION_NUMBER
  3900. + S_RING_STATION_STATUS + S_STATION_IDENTIFER))
  3901. == (FCBlock *)(-1L))
  3902. {
  3903. return (0);
  3904. }
  3905. tmf = (MAC_HEADER *)fcb->bdb_ptr->data_block_ptr;
  3906. tmf->vc = RPT_STATE;
  3907. tmf->dc_sc = (rmf->dc_sc & SC_MASK) << 4;
  3908. tmf->vl = 4;
  3909. smctr_make_8025_hdr(dev, rmf, tmf, AC_FC_RPT_STATE);
  3910. tsv = (MAC_SUB_VECTOR *)((__u32)tmf + sizeof(MAC_HEADER));
  3911. smctr_make_corr(dev, tsv, correlator);
  3912. tmf->vl += tsv->svl;
  3913. tsv = (MAC_SUB_VECTOR *)((__u32)tsv + tsv->svl);
  3914. smctr_make_ring_station_version(dev, tsv);
  3915. tmf->vl += tsv->svl;
  3916. tsv = (MAC_SUB_VECTOR *)((__u32)tsv + tsv->svl);
  3917. smctr_make_ring_station_status(dev, tsv);
  3918. tmf->vl += tsv->svl;
  3919. tsv = (MAC_SUB_VECTOR *)((__u32)tsv + tsv->svl);
  3920. smctr_make_station_id(dev, tsv);
  3921. tmf->vl += tsv->svl;
  3922. /* Subtract out MVID and MVL which is
  3923. * include in both vl and MAC_HEADER
  3924. */
  3925. /* fcb->frame_length = tmf->vl + sizeof(MAC_HEADER) - 4;
  3926. fcb->bdb_ptr->buffer_length = tmf->vl + sizeof(MAC_HEADER) - 4;
  3927. */
  3928. tmf->vl = SWAP_BYTES(tmf->vl);
  3929. return (smctr_trc_send_packet(dev, fcb, MAC_QUEUE));
  3930. }
  3931. static int smctr_send_rpt_tx_forward(struct net_device *dev,
  3932. MAC_HEADER *rmf, __u16 tx_fstatus)
  3933. {
  3934. MAC_HEADER *tmf;
  3935. MAC_SUB_VECTOR *tsv;
  3936. FCBlock *fcb;
  3937. if((fcb = smctr_get_tx_fcb(dev, MAC_QUEUE, sizeof(MAC_HEADER)
  3938. + S_TRANSMIT_STATUS_CODE)) == (FCBlock *)(-1L))
  3939. {
  3940. return (0);
  3941. }
  3942. tmf = (MAC_HEADER *)fcb->bdb_ptr->data_block_ptr;
  3943. tmf->vc = RPT_TX_FORWARD;
  3944. tmf->dc_sc = (rmf->dc_sc & SC_MASK) << 4;
  3945. tmf->vl = 4;
  3946. smctr_make_8025_hdr(dev, rmf, tmf, AC_FC_RPT_TX_FORWARD);
  3947. tsv = (MAC_SUB_VECTOR *)((__u32)tmf + sizeof(MAC_HEADER));
  3948. smctr_make_tx_status_code(dev, tsv, tx_fstatus);
  3949. tmf->vl += tsv->svl;
  3950. /* Subtract out MVID and MVL which is
  3951. * include in both vl and MAC_HEADER
  3952. */
  3953. /* fcb->frame_length = tmf->vl + sizeof(MAC_HEADER) - 4;
  3954. fcb->bdb_ptr->buffer_length = tmf->vl + sizeof(MAC_HEADER) - 4;
  3955. */
  3956. tmf->vl = SWAP_BYTES(tmf->vl);
  3957. return(smctr_trc_send_packet(dev, fcb, MAC_QUEUE));
  3958. }
  3959. static int smctr_send_rsp(struct net_device *dev, MAC_HEADER *rmf,
  3960. __u16 rcode, __u16 correlator)
  3961. {
  3962. MAC_HEADER *tmf;
  3963. MAC_SUB_VECTOR *tsv;
  3964. FCBlock *fcb;
  3965. if((fcb = smctr_get_tx_fcb(dev, MAC_QUEUE, sizeof(MAC_HEADER)
  3966. + S_CORRELATOR + S_RESPONSE_CODE)) == (FCBlock *)(-1L))
  3967. {
  3968. return (0);
  3969. }
  3970. tmf = (MAC_HEADER *)fcb->bdb_ptr->data_block_ptr;
  3971. tmf->vc = RSP;
  3972. tmf->dc_sc = (rmf->dc_sc & SC_MASK) << 4;
  3973. tmf->vl = 4;
  3974. smctr_make_8025_hdr(dev, rmf, tmf, AC_FC_RSP);
  3975. tsv = (MAC_SUB_VECTOR *)((__u32)tmf + sizeof(MAC_HEADER));
  3976. smctr_make_corr(dev, tsv, correlator);
  3977. return (0);
  3978. }
  3979. static int smctr_send_rq_init(struct net_device *dev)
  3980. {
  3981. struct net_local *tp = netdev_priv(dev);
  3982. MAC_HEADER *tmf;
  3983. MAC_SUB_VECTOR *tsv;
  3984. FCBlock *fcb;
  3985. unsigned int i, count = 0;
  3986. __u16 fstatus;
  3987. int err;
  3988. do {
  3989. if(((fcb = smctr_get_tx_fcb(dev, MAC_QUEUE, sizeof(MAC_HEADER)
  3990. + S_PRODUCT_INSTANCE_ID + S_UPSTREAM_NEIGHBOR_ADDRESS
  3991. + S_RING_STATION_VERSION_NUMBER + S_ADDRESS_MODIFER))
  3992. == (FCBlock *)(-1L)))
  3993. {
  3994. return (0);
  3995. }
  3996. tmf = (MAC_HEADER *)fcb->bdb_ptr->data_block_ptr;
  3997. tmf->vc = RQ_INIT;
  3998. tmf->dc_sc = DC_RPS | SC_RS;
  3999. tmf->vl = 4;
  4000. smctr_make_8025_hdr(dev, NULL, tmf, AC_FC_RQ_INIT);
  4001. tsv = (MAC_SUB_VECTOR *)((__u32)tmf + sizeof(MAC_HEADER));
  4002. smctr_make_product_id(dev, tsv);
  4003. tmf->vl += tsv->svl;
  4004. tsv = (MAC_SUB_VECTOR *)((__u32)tsv + tsv->svl);
  4005. smctr_make_upstream_neighbor_addr(dev, tsv);
  4006. tmf->vl += tsv->svl;
  4007. tsv = (MAC_SUB_VECTOR *)((__u32)tsv + tsv->svl);
  4008. smctr_make_ring_station_version(dev, tsv);
  4009. tmf->vl += tsv->svl;
  4010. tsv = (MAC_SUB_VECTOR *)((__u32)tsv + tsv->svl);
  4011. smctr_make_addr_mod(dev, tsv);
  4012. tmf->vl += tsv->svl;
  4013. /* Subtract out MVID and MVL which is
  4014. * include in both vl and MAC_HEADER
  4015. */
  4016. /* fcb->frame_length = tmf->vl + sizeof(MAC_HEADER) - 4;
  4017. fcb->bdb_ptr->buffer_length = tmf->vl + sizeof(MAC_HEADER) - 4;
  4018. */
  4019. tmf->vl = SWAP_BYTES(tmf->vl);
  4020. if((err = smctr_trc_send_packet(dev, fcb, MAC_QUEUE)))
  4021. return (err);
  4022. /* Wait for Transmit to Complete */
  4023. for(i = 0; i < 10000; i++)
  4024. {
  4025. if(fcb->frame_status & FCB_COMMAND_DONE)
  4026. break;
  4027. mdelay(1);
  4028. }
  4029. /* Check if GOOD frame Tx'ed */
  4030. fstatus = fcb->frame_status;
  4031. if(!(fstatus & FCB_COMMAND_DONE))
  4032. return (HARDWARE_FAILED);
  4033. if(!(fstatus & FCB_TX_STATUS_E))
  4034. count++;
  4035. /* De-allocated Tx FCB and Frame Buffer
  4036. * The FCB must be de-allocated manually if executing with
  4037. * interrupts disabled, other wise the ISR (LM_Service_Events)
  4038. * will de-allocate it when the interrupt occurs.
  4039. */
  4040. tp->tx_queue_status[MAC_QUEUE] = NOT_TRANSMITING;
  4041. smctr_update_tx_chain(dev, fcb, MAC_QUEUE);
  4042. } while(count < 4 && ((fstatus & FCB_TX_AC_BITS) ^ FCB_TX_AC_BITS));
  4043. return (smctr_join_complete_state(dev));
  4044. }
  4045. static int smctr_send_tx_forward(struct net_device *dev, MAC_HEADER *rmf,
  4046. __u16 *tx_fstatus)
  4047. {
  4048. struct net_local *tp = netdev_priv(dev);
  4049. FCBlock *fcb;
  4050. unsigned int i;
  4051. int err;
  4052. /* Check if this is the END POINT of the Transmit Forward Chain. */
  4053. if(rmf->vl <= 18)
  4054. return (0);
  4055. /* Allocate Transmit FCB only by requesting 0 bytes
  4056. * of data buffer.
  4057. */
  4058. if((fcb = smctr_get_tx_fcb(dev, MAC_QUEUE, 0)) == (FCBlock *)(-1L))
  4059. return (0);
  4060. /* Set pointer to Transmit Frame Buffer to the data
  4061. * portion of the received TX Forward frame, making
  4062. * sure to skip over the Vector Code (vc) and Vector
  4063. * length (vl).
  4064. */
  4065. fcb->bdb_ptr->trc_data_block_ptr = TRC_POINTER((__u32)rmf
  4066. + sizeof(MAC_HEADER) + 2);
  4067. fcb->bdb_ptr->data_block_ptr = (__u16 *)((__u32)rmf
  4068. + sizeof(MAC_HEADER) + 2);
  4069. fcb->frame_length = rmf->vl - 4 - 2;
  4070. fcb->bdb_ptr->buffer_length = rmf->vl - 4 - 2;
  4071. if((err = smctr_trc_send_packet(dev, fcb, MAC_QUEUE)))
  4072. return (err);
  4073. /* Wait for Transmit to Complete */
  4074. for(i = 0; i < 10000; i++)
  4075. {
  4076. if(fcb->frame_status & FCB_COMMAND_DONE)
  4077. break;
  4078. mdelay(1);
  4079. }
  4080. /* Check if GOOD frame Tx'ed */
  4081. if(!(fcb->frame_status & FCB_COMMAND_DONE))
  4082. {
  4083. if((err = smctr_issue_resume_tx_fcb_cmd(dev, MAC_QUEUE)))
  4084. return (err);
  4085. for(i = 0; i < 10000; i++)
  4086. {
  4087. if(fcb->frame_status & FCB_COMMAND_DONE)
  4088. break;
  4089. mdelay(1);
  4090. }
  4091. if(!(fcb->frame_status & FCB_COMMAND_DONE))
  4092. return (HARDWARE_FAILED);
  4093. }
  4094. *tx_fstatus = fcb->frame_status;
  4095. return (A_FRAME_WAS_FORWARDED);
  4096. }
  4097. static int smctr_set_auth_access_pri(struct net_device *dev,
  4098. MAC_SUB_VECTOR *rsv)
  4099. {
  4100. struct net_local *tp = netdev_priv(dev);
  4101. if(rsv->svl != S_AUTHORIZED_ACCESS_PRIORITY)
  4102. return (E_SUB_VECTOR_LENGTH_ERROR);
  4103. tp->authorized_access_priority = (rsv->svv[0] << 8 | rsv->svv[1]);
  4104. return (POSITIVE_ACK);
  4105. }
  4106. static int smctr_set_auth_funct_class(struct net_device *dev,
  4107. MAC_SUB_VECTOR *rsv)
  4108. {
  4109. struct net_local *tp = netdev_priv(dev);
  4110. if(rsv->svl != S_AUTHORIZED_FUNCTION_CLASS)
  4111. return (E_SUB_VECTOR_LENGTH_ERROR);
  4112. tp->authorized_function_classes = (rsv->svv[0] << 8 | rsv->svv[1]);
  4113. return (POSITIVE_ACK);
  4114. }
  4115. static int smctr_set_corr(struct net_device *dev, MAC_SUB_VECTOR *rsv,
  4116. __u16 *correlator)
  4117. {
  4118. if(rsv->svl != S_CORRELATOR)
  4119. return (E_SUB_VECTOR_LENGTH_ERROR);
  4120. *correlator = (rsv->svv[0] << 8 | rsv->svv[1]);
  4121. return (POSITIVE_ACK);
  4122. }
  4123. static int smctr_set_error_timer_value(struct net_device *dev,
  4124. MAC_SUB_VECTOR *rsv)
  4125. {
  4126. __u16 err_tval;
  4127. int err;
  4128. if(rsv->svl != S_ERROR_TIMER_VALUE)
  4129. return (E_SUB_VECTOR_LENGTH_ERROR);
  4130. err_tval = (rsv->svv[0] << 8 | rsv->svv[1])*10;
  4131. smctr_issue_write_word_cmd(dev, RW_TER_THRESHOLD, &err_tval);
  4132. if((err = smctr_wait_cmd(dev)))
  4133. return (err);
  4134. return (POSITIVE_ACK);
  4135. }
  4136. static int smctr_set_frame_forward(struct net_device *dev,
  4137. MAC_SUB_VECTOR *rsv, __u8 dc_sc)
  4138. {
  4139. if((rsv->svl < 2) || (rsv->svl > S_FRAME_FORWARD))
  4140. return (E_SUB_VECTOR_LENGTH_ERROR);
  4141. if((dc_sc & DC_MASK) != DC_CRS)
  4142. {
  4143. if(rsv->svl >= 2 && rsv->svl < 20)
  4144. return (E_TRANSMIT_FORWARD_INVALID);
  4145. if((rsv->svv[0] != 0) || (rsv->svv[1] != 0))
  4146. return (E_TRANSMIT_FORWARD_INVALID);
  4147. }
  4148. return (POSITIVE_ACK);
  4149. }
  4150. static int smctr_set_local_ring_num(struct net_device *dev,
  4151. MAC_SUB_VECTOR *rsv)
  4152. {
  4153. struct net_local *tp = netdev_priv(dev);
  4154. if(rsv->svl != S_LOCAL_RING_NUMBER)
  4155. return (E_SUB_VECTOR_LENGTH_ERROR);
  4156. if(tp->ptr_local_ring_num)
  4157. *(__u16 *)(tp->ptr_local_ring_num)
  4158. = (rsv->svv[0] << 8 | rsv->svv[1]);
  4159. return (POSITIVE_ACK);
  4160. }
  4161. static unsigned short smctr_set_ctrl_attention(struct net_device *dev)
  4162. {
  4163. struct net_local *tp = netdev_priv(dev);
  4164. int ioaddr = dev->base_addr;
  4165. if(tp->bic_type == BIC_585_CHIP)
  4166. outb((tp->trc_mask | HWR_CA), ioaddr + HWR);
  4167. else
  4168. {
  4169. outb((tp->trc_mask | CSR_CA), ioaddr + CSR);
  4170. outb(tp->trc_mask, ioaddr + CSR);
  4171. }
  4172. return (0);
  4173. }
  4174. static void smctr_set_multicast_list(struct net_device *dev)
  4175. {
  4176. if(smctr_debug > 10)
  4177. printk(KERN_DEBUG "%s: smctr_set_multicast_list\n", dev->name);
  4178. return;
  4179. }
  4180. static int smctr_set_page(struct net_device *dev, __u8 *buf)
  4181. {
  4182. struct net_local *tp = netdev_priv(dev);
  4183. __u8 amask;
  4184. __u32 tptr;
  4185. tptr = (__u32)buf - (__u32)tp->ram_access;
  4186. amask = (__u8)((tptr & PR_PAGE_MASK) >> 8);
  4187. outb(amask, dev->base_addr + PR);
  4188. return (0);
  4189. }
  4190. static int smctr_set_phy_drop(struct net_device *dev, MAC_SUB_VECTOR *rsv)
  4191. {
  4192. int err;
  4193. if(rsv->svl != S_PHYSICAL_DROP)
  4194. return (E_SUB_VECTOR_LENGTH_ERROR);
  4195. smctr_issue_write_byte_cmd(dev, RW_PHYSICAL_DROP_NUMBER, &rsv->svv[0]);
  4196. if((err = smctr_wait_cmd(dev)))
  4197. return (err);
  4198. return (POSITIVE_ACK);
  4199. }
  4200. /* Reset the ring speed to the opposite of what it was. This auto-pilot
  4201. * mode requires a complete reset and re-init of the adapter.
  4202. */
  4203. static int smctr_set_ring_speed(struct net_device *dev)
  4204. {
  4205. struct net_local *tp = netdev_priv(dev);
  4206. int err;
  4207. if(tp->media_type == MEDIA_UTP_16)
  4208. tp->media_type = MEDIA_UTP_4;
  4209. else
  4210. tp->media_type = MEDIA_UTP_16;
  4211. smctr_enable_16bit(dev);
  4212. /* Re-Initialize adapter's internal registers */
  4213. smctr_reset_adapter(dev);
  4214. if((err = smctr_init_card_real(dev)))
  4215. return (err);
  4216. smctr_enable_bic_int(dev);
  4217. if((err = smctr_issue_enable_int_cmd(dev, TRC_INTERRUPT_ENABLE_MASK)))
  4218. return (err);
  4219. smctr_disable_16bit(dev);
  4220. return (0);
  4221. }
  4222. static int smctr_set_rx_look_ahead(struct net_device *dev)
  4223. {
  4224. struct net_local *tp = netdev_priv(dev);
  4225. __u16 sword, rword;
  4226. if(smctr_debug > 10)
  4227. printk(KERN_DEBUG "%s: smctr_set_rx_look_ahead_flag\n", dev->name);
  4228. tp->adapter_flags &= ~(FORCED_16BIT_MODE);
  4229. tp->adapter_flags |= RX_VALID_LOOKAHEAD;
  4230. if(tp->adapter_bus == BUS_ISA16_TYPE)
  4231. {
  4232. sword = *((__u16 *)(tp->ram_access));
  4233. *((__u16 *)(tp->ram_access)) = 0x1234;
  4234. smctr_disable_16bit(dev);
  4235. rword = *((__u16 *)(tp->ram_access));
  4236. smctr_enable_16bit(dev);
  4237. if(rword != 0x1234)
  4238. tp->adapter_flags |= FORCED_16BIT_MODE;
  4239. *((__u16 *)(tp->ram_access)) = sword;
  4240. }
  4241. return (0);
  4242. }
  4243. static int smctr_set_trc_reset(int ioaddr)
  4244. {
  4245. __u8 r;
  4246. r = inb(ioaddr + MSR);
  4247. outb(MSR_RST | r, ioaddr + MSR);
  4248. return (0);
  4249. }
  4250. /*
  4251. * This function can be called if the adapter is busy or not.
  4252. */
  4253. static int smctr_setup_single_cmd(struct net_device *dev,
  4254. __u16 command, __u16 subcommand)
  4255. {
  4256. struct net_local *tp = netdev_priv(dev);
  4257. unsigned int err;
  4258. if(smctr_debug > 10)
  4259. printk(KERN_DEBUG "%s: smctr_setup_single_cmd\n", dev->name);
  4260. if((err = smctr_wait_while_cbusy(dev)))
  4261. return (err);
  4262. if((err = (unsigned int)smctr_wait_cmd(dev)))
  4263. return (err);
  4264. tp->acb_head->cmd_done_status = 0;
  4265. tp->acb_head->cmd = command;
  4266. tp->acb_head->subcmd = subcommand;
  4267. err = smctr_issue_resume_acb_cmd(dev);
  4268. return (err);
  4269. }
  4270. /*
  4271. * This function can not be called with the adapter busy.
  4272. */
  4273. static int smctr_setup_single_cmd_w_data(struct net_device *dev,
  4274. __u16 command, __u16 subcommand)
  4275. {
  4276. struct net_local *tp = netdev_priv(dev);
  4277. tp->acb_head->cmd_done_status = ACB_COMMAND_NOT_DONE;
  4278. tp->acb_head->cmd = command;
  4279. tp->acb_head->subcmd = subcommand;
  4280. tp->acb_head->data_offset_lo
  4281. = (__u16)TRC_POINTER(tp->misc_command_data);
  4282. return(smctr_issue_resume_acb_cmd(dev));
  4283. }
  4284. static char *smctr_malloc(struct net_device *dev, __u16 size)
  4285. {
  4286. struct net_local *tp = netdev_priv(dev);
  4287. char *m;
  4288. m = (char *)(tp->ram_access + tp->sh_mem_used);
  4289. tp->sh_mem_used += (__u32)size;
  4290. return (m);
  4291. }
  4292. static int smctr_status_chg(struct net_device *dev)
  4293. {
  4294. struct net_local *tp = netdev_priv(dev);
  4295. if(smctr_debug > 10)
  4296. printk(KERN_DEBUG "%s: smctr_status_chg\n", dev->name);
  4297. switch(tp->status)
  4298. {
  4299. case OPEN:
  4300. break;
  4301. case CLOSED:
  4302. break;
  4303. /* Interrupt driven open() completion. XXX */
  4304. case INITIALIZED:
  4305. tp->group_address_0 = 0;
  4306. tp->group_address[0] = 0;
  4307. tp->group_address[1] = 0;
  4308. tp->functional_address_0 = 0;
  4309. tp->functional_address[0] = 0;
  4310. tp->functional_address[1] = 0;
  4311. smctr_open_tr(dev);
  4312. break;
  4313. default:
  4314. printk(KERN_INFO "%s: status change unknown %x\n",
  4315. dev->name, tp->status);
  4316. break;
  4317. }
  4318. return (0);
  4319. }
  4320. static int smctr_trc_send_packet(struct net_device *dev, FCBlock *fcb,
  4321. __u16 queue)
  4322. {
  4323. struct net_local *tp = netdev_priv(dev);
  4324. int err = 0;
  4325. if(smctr_debug > 10)
  4326. printk(KERN_DEBUG "%s: smctr_trc_send_packet\n", dev->name);
  4327. fcb->info = FCB_CHAIN_END | FCB_ENABLE_TFS;
  4328. if(tp->num_tx_fcbs[queue] != 1)
  4329. fcb->back_ptr->info = FCB_INTERRUPT_ENABLE | FCB_ENABLE_TFS;
  4330. if(tp->tx_queue_status[queue] == NOT_TRANSMITING)
  4331. {
  4332. tp->tx_queue_status[queue] = TRANSMITING;
  4333. err = smctr_issue_resume_tx_fcb_cmd(dev, queue);
  4334. }
  4335. return (err);
  4336. }
  4337. static __u16 smctr_tx_complete(struct net_device *dev, __u16 queue)
  4338. {
  4339. struct net_local *tp = netdev_priv(dev);
  4340. __u16 status, err = 0;
  4341. int cstatus;
  4342. if(smctr_debug > 10)
  4343. printk(KERN_DEBUG "%s: smctr_tx_complete\n", dev->name);
  4344. while((status = tp->tx_fcb_end[queue]->frame_status) != SUCCESS)
  4345. {
  4346. if(status & 0x7e00 )
  4347. {
  4348. err = HARDWARE_FAILED;
  4349. break;
  4350. }
  4351. if((err = smctr_update_tx_chain(dev, tp->tx_fcb_end[queue],
  4352. queue)) != SUCCESS)
  4353. break;
  4354. smctr_disable_16bit(dev);
  4355. if(tp->mode_bits & UMAC)
  4356. {
  4357. if(!(status & (FCB_TX_STATUS_AR1 | FCB_TX_STATUS_AR2)))
  4358. cstatus = NO_SUCH_DESTINATION;
  4359. else
  4360. {
  4361. if(!(status & (FCB_TX_STATUS_CR1 | FCB_TX_STATUS_CR2)))
  4362. cstatus = DEST_OUT_OF_RESOURCES;
  4363. else
  4364. {
  4365. if(status & FCB_TX_STATUS_E)
  4366. cstatus = MAX_COLLISIONS;
  4367. else
  4368. cstatus = SUCCESS;
  4369. }
  4370. }
  4371. }
  4372. else
  4373. cstatus = SUCCESS;
  4374. if(queue == BUG_QUEUE)
  4375. err = SUCCESS;
  4376. smctr_enable_16bit(dev);
  4377. if(err != SUCCESS)
  4378. break;
  4379. }
  4380. return (err);
  4381. }
  4382. static unsigned short smctr_tx_move_frame(struct net_device *dev,
  4383. struct sk_buff *skb, __u8 *pbuff, unsigned int bytes)
  4384. {
  4385. struct net_local *tp = netdev_priv(dev);
  4386. unsigned int ram_usable;
  4387. __u32 flen, len, offset = 0;
  4388. __u8 *frag, *page;
  4389. if(smctr_debug > 10)
  4390. printk(KERN_DEBUG "%s: smctr_tx_move_frame\n", dev->name);
  4391. ram_usable = ((unsigned int)tp->ram_usable) << 10;
  4392. frag = skb->data;
  4393. flen = skb->len;
  4394. while(flen > 0 && bytes > 0)
  4395. {
  4396. smctr_set_page(dev, pbuff);
  4397. offset = SMC_PAGE_OFFSET(pbuff);
  4398. if(offset + flen > ram_usable)
  4399. len = ram_usable - offset;
  4400. else
  4401. len = flen;
  4402. if(len > bytes)
  4403. len = bytes;
  4404. page = (char *) (offset + tp->ram_access);
  4405. memcpy(page, frag, len);
  4406. flen -=len;
  4407. bytes -= len;
  4408. frag += len;
  4409. pbuff += len;
  4410. }
  4411. return (0);
  4412. }
  4413. /* Update the error statistic counters for this adapter. */
  4414. static int smctr_update_err_stats(struct net_device *dev)
  4415. {
  4416. struct net_local *tp = netdev_priv(dev);
  4417. struct tr_statistics *tstat = &tp->MacStat;
  4418. if(tstat->internal_errors)
  4419. tstat->internal_errors
  4420. += *(tp->misc_command_data + 0) & 0x00ff;
  4421. if(tstat->line_errors)
  4422. tstat->line_errors += *(tp->misc_command_data + 0) >> 8;
  4423. if(tstat->A_C_errors)
  4424. tstat->A_C_errors += *(tp->misc_command_data + 1) & 0x00ff;
  4425. if(tstat->burst_errors)
  4426. tstat->burst_errors += *(tp->misc_command_data + 1) >> 8;
  4427. if(tstat->abort_delimiters)
  4428. tstat->abort_delimiters += *(tp->misc_command_data + 2) >> 8;
  4429. if(tstat->recv_congest_count)
  4430. tstat->recv_congest_count
  4431. += *(tp->misc_command_data + 3) & 0x00ff;
  4432. if(tstat->lost_frames)
  4433. tstat->lost_frames
  4434. += *(tp->misc_command_data + 3) >> 8;
  4435. if(tstat->frequency_errors)
  4436. tstat->frequency_errors += *(tp->misc_command_data + 4) & 0x00ff;
  4437. if(tstat->frame_copied_errors)
  4438. tstat->frame_copied_errors
  4439. += *(tp->misc_command_data + 4) >> 8;
  4440. if(tstat->token_errors)
  4441. tstat->token_errors += *(tp->misc_command_data + 5) >> 8;
  4442. return (0);
  4443. }
  4444. static int smctr_update_rx_chain(struct net_device *dev, __u16 queue)
  4445. {
  4446. struct net_local *tp = netdev_priv(dev);
  4447. FCBlock *fcb;
  4448. BDBlock *bdb;
  4449. __u16 size, len;
  4450. fcb = tp->rx_fcb_curr[queue];
  4451. len = fcb->frame_length;
  4452. fcb->frame_status = 0;
  4453. fcb->info = FCB_CHAIN_END;
  4454. fcb->back_ptr->info = FCB_WARNING;
  4455. tp->rx_fcb_curr[queue] = tp->rx_fcb_curr[queue]->next_ptr;
  4456. /* update RX BDBs */
  4457. size = (len >> RX_BDB_SIZE_SHIFT);
  4458. if(len & RX_DATA_BUFFER_SIZE_MASK)
  4459. size += sizeof(BDBlock);
  4460. size &= (~RX_BDB_SIZE_MASK);
  4461. /* check if wrap around */
  4462. bdb = (BDBlock *)((__u32)(tp->rx_bdb_curr[queue]) + (__u32)(size));
  4463. if((__u32)bdb >= (__u32)tp->rx_bdb_end[queue])
  4464. {
  4465. bdb = (BDBlock *)((__u32)(tp->rx_bdb_head[queue])
  4466. + (__u32)(bdb) - (__u32)(tp->rx_bdb_end[queue]));
  4467. }
  4468. bdb->back_ptr->info = BDB_CHAIN_END;
  4469. tp->rx_bdb_curr[queue]->back_ptr->info = BDB_NOT_CHAIN_END;
  4470. tp->rx_bdb_curr[queue] = bdb;
  4471. return (0);
  4472. }
  4473. static int smctr_update_tx_chain(struct net_device *dev, FCBlock *fcb,
  4474. __u16 queue)
  4475. {
  4476. struct net_local *tp = netdev_priv(dev);
  4477. if(smctr_debug > 20)
  4478. printk(KERN_DEBUG "smctr_update_tx_chain\n");
  4479. if(tp->num_tx_fcbs_used[queue] <= 0)
  4480. return (HARDWARE_FAILED);
  4481. else
  4482. {
  4483. if(tp->tx_buff_used[queue] < fcb->memory_alloc)
  4484. {
  4485. tp->tx_buff_used[queue] = 0;
  4486. return (HARDWARE_FAILED);
  4487. }
  4488. tp->tx_buff_used[queue] -= fcb->memory_alloc;
  4489. /* if all transmit buffer are cleared
  4490. * need to set the tx_buff_curr[] to tx_buff_head[]
  4491. * otherwise, tx buffer will be segregate and cannot
  4492. * accommodate and buffer greater than (curr - head) and
  4493. * (end - curr) since we do not allow wrap around allocation.
  4494. */
  4495. if(tp->tx_buff_used[queue] == 0)
  4496. tp->tx_buff_curr[queue] = tp->tx_buff_head[queue];
  4497. tp->num_tx_fcbs_used[queue]--;
  4498. fcb->frame_status = 0;
  4499. tp->tx_fcb_end[queue] = fcb->next_ptr;
  4500. netif_wake_queue(dev);
  4501. return (0);
  4502. }
  4503. }
  4504. static int smctr_wait_cmd(struct net_device *dev)
  4505. {
  4506. struct net_local *tp = netdev_priv(dev);
  4507. unsigned int loop_count = 0x20000;
  4508. if(smctr_debug > 10)
  4509. printk(KERN_DEBUG "%s: smctr_wait_cmd\n", dev->name);
  4510. while(loop_count)
  4511. {
  4512. if(tp->acb_head->cmd_done_status & ACB_COMMAND_DONE)
  4513. break;
  4514. udelay(1);
  4515. loop_count--;
  4516. }
  4517. if(loop_count == 0)
  4518. return(HARDWARE_FAILED);
  4519. if(tp->acb_head->cmd_done_status & 0xff)
  4520. return(HARDWARE_FAILED);
  4521. return (0);
  4522. }
  4523. static int smctr_wait_while_cbusy(struct net_device *dev)
  4524. {
  4525. struct net_local *tp = netdev_priv(dev);
  4526. unsigned int timeout = 0x20000;
  4527. int ioaddr = dev->base_addr;
  4528. __u8 r;
  4529. if(tp->bic_type == BIC_585_CHIP)
  4530. {
  4531. while(timeout)
  4532. {
  4533. r = inb(ioaddr + HWR);
  4534. if((r & HWR_CBUSY) == 0)
  4535. break;
  4536. timeout--;
  4537. }
  4538. }
  4539. else
  4540. {
  4541. while(timeout)
  4542. {
  4543. r = inb(ioaddr + CSR);
  4544. if((r & CSR_CBUSY) == 0)
  4545. break;
  4546. timeout--;
  4547. }
  4548. }
  4549. if(timeout)
  4550. return (0);
  4551. else
  4552. return (HARDWARE_FAILED);
  4553. }
  4554. #ifdef MODULE
  4555. static struct net_device* dev_smctr[SMCTR_MAX_ADAPTERS];
  4556. static int io[SMCTR_MAX_ADAPTERS];
  4557. static int irq[SMCTR_MAX_ADAPTERS];
  4558. MODULE_LICENSE("GPL");
  4559. module_param_array(io, int, NULL, 0);
  4560. module_param_array(irq, int, NULL, 0);
  4561. module_param(ringspeed, int, 0);
  4562. static struct net_device *setup_card(int n)
  4563. {
  4564. struct net_device *dev = alloc_trdev(sizeof(struct net_local));
  4565. int err;
  4566. if (!dev)
  4567. return ERR_PTR(-ENOMEM);
  4568. dev->irq = irq[n];
  4569. err = smctr_probe1(dev, io[n]);
  4570. if (err)
  4571. goto out;
  4572. err = register_netdev(dev);
  4573. if (err)
  4574. goto out1;
  4575. return dev;
  4576. out1:
  4577. #ifdef CONFIG_MCA_LEGACY
  4578. { struct net_local *tp = netdev_priv(dev);
  4579. if (tp->slot_num)
  4580. mca_mark_as_unused(tp->slot_num);
  4581. }
  4582. #endif
  4583. release_region(dev->base_addr, SMCTR_IO_EXTENT);
  4584. free_irq(dev->irq, dev);
  4585. out:
  4586. free_netdev(dev);
  4587. return ERR_PTR(err);
  4588. }
  4589. int init_module(void)
  4590. {
  4591. int i, found = 0;
  4592. struct net_device *dev;
  4593. for(i = 0; i < SMCTR_MAX_ADAPTERS; i++) {
  4594. dev = io[0]? setup_card(i) : smctr_probe(-1);
  4595. if (!IS_ERR(dev)) {
  4596. ++found;
  4597. dev_smctr[i] = dev;
  4598. }
  4599. }
  4600. return found ? 0 : -ENODEV;
  4601. }
  4602. void cleanup_module(void)
  4603. {
  4604. int i;
  4605. for(i = 0; i < SMCTR_MAX_ADAPTERS; i++) {
  4606. struct net_device *dev = dev_smctr[i];
  4607. if (dev) {
  4608. unregister_netdev(dev);
  4609. #ifdef CONFIG_MCA_LEGACY
  4610. { struct net_local *tp = netdev_priv(dev);
  4611. if (tp->slot_num)
  4612. mca_mark_as_unused(tp->slot_num);
  4613. }
  4614. #endif
  4615. release_region(dev->base_addr, SMCTR_IO_EXTENT);
  4616. if (dev->irq)
  4617. free_irq(dev->irq, dev);
  4618. free_netdev(dev);
  4619. }
  4620. }
  4621. }
  4622. #endif /* MODULE */