tpm_atmel.c 6.3 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244
  1. /*
  2. * Copyright (C) 2004 IBM Corporation
  3. *
  4. * Authors:
  5. * Leendert van Doorn <leendert@watson.ibm.com>
  6. * Dave Safford <safford@watson.ibm.com>
  7. * Reiner Sailer <sailer@watson.ibm.com>
  8. * Kylene Hall <kjhall@us.ibm.com>
  9. *
  10. * Maintained by: <tpmdd_devel@lists.sourceforge.net>
  11. *
  12. * Device driver for TCG/TCPA TPM (trusted platform module).
  13. * Specifications at www.trustedcomputinggroup.org
  14. *
  15. * This program is free software; you can redistribute it and/or
  16. * modify it under the terms of the GNU General Public License as
  17. * published by the Free Software Foundation, version 2 of the
  18. * License.
  19. *
  20. */
  21. #include "tpm.h"
  22. /* Atmel definitions */
  23. enum tpm_atmel_addr {
  24. TPM_ATMEL_BASE_ADDR_LO = 0x08,
  25. TPM_ATMEL_BASE_ADDR_HI = 0x09
  26. };
  27. /* write status bits */
  28. enum tpm_atmel_write_status {
  29. ATML_STATUS_ABORT = 0x01,
  30. ATML_STATUS_LASTBYTE = 0x04
  31. };
  32. /* read status bits */
  33. enum tpm_atmel_read_status {
  34. ATML_STATUS_BUSY = 0x01,
  35. ATML_STATUS_DATA_AVAIL = 0x02,
  36. ATML_STATUS_REWRITE = 0x04,
  37. ATML_STATUS_READY = 0x08
  38. };
  39. static int tpm_atml_recv(struct tpm_chip *chip, u8 * buf, size_t count)
  40. {
  41. u8 status, *hdr = buf;
  42. u32 size;
  43. int i;
  44. __be32 *native_size;
  45. /* start reading header */
  46. if (count < 6)
  47. return -EIO;
  48. for (i = 0; i < 6; i++) {
  49. status = inb(chip->vendor->base + 1);
  50. if ((status & ATML_STATUS_DATA_AVAIL) == 0) {
  51. dev_err(&chip->pci_dev->dev,
  52. "error reading header\n");
  53. return -EIO;
  54. }
  55. *buf++ = inb(chip->vendor->base);
  56. }
  57. /* size of the data received */
  58. native_size = (__force __be32 *) (hdr + 2);
  59. size = be32_to_cpu(*native_size);
  60. if (count < size) {
  61. dev_err(&chip->pci_dev->dev,
  62. "Recv size(%d) less than available space\n", size);
  63. for (; i < size; i++) { /* clear the waiting data anyway */
  64. status = inb(chip->vendor->base + 1);
  65. if ((status & ATML_STATUS_DATA_AVAIL) == 0) {
  66. dev_err(&chip->pci_dev->dev,
  67. "error reading data\n");
  68. return -EIO;
  69. }
  70. }
  71. return -EIO;
  72. }
  73. /* read all the data available */
  74. for (; i < size; i++) {
  75. status = inb(chip->vendor->base + 1);
  76. if ((status & ATML_STATUS_DATA_AVAIL) == 0) {
  77. dev_err(&chip->pci_dev->dev,
  78. "error reading data\n");
  79. return -EIO;
  80. }
  81. *buf++ = inb(chip->vendor->base);
  82. }
  83. /* make sure data available is gone */
  84. status = inb(chip->vendor->base + 1);
  85. if (status & ATML_STATUS_DATA_AVAIL) {
  86. dev_err(&chip->pci_dev->dev, "data available is stuck\n");
  87. return -EIO;
  88. }
  89. return size;
  90. }
  91. static int tpm_atml_send(struct tpm_chip *chip, u8 * buf, size_t count)
  92. {
  93. int i;
  94. dev_dbg(&chip->pci_dev->dev, "tpm_atml_send: ");
  95. for (i = 0; i < count; i++) {
  96. dev_dbg(&chip->pci_dev->dev, "0x%x(%d) ", buf[i], buf[i]);
  97. outb(buf[i], chip->vendor->base);
  98. }
  99. return count;
  100. }
  101. static void tpm_atml_cancel(struct tpm_chip *chip)
  102. {
  103. outb(ATML_STATUS_ABORT, chip->vendor->base + 1);
  104. }
  105. static struct file_operations atmel_ops = {
  106. .owner = THIS_MODULE,
  107. .llseek = no_llseek,
  108. .open = tpm_open,
  109. .read = tpm_read,
  110. .write = tpm_write,
  111. .release = tpm_release,
  112. };
  113. static DEVICE_ATTR(pubek, S_IRUGO, tpm_show_pubek, NULL);
  114. static DEVICE_ATTR(pcrs, S_IRUGO, tpm_show_pcrs, NULL);
  115. static DEVICE_ATTR(caps, S_IRUGO, tpm_show_caps, NULL);
  116. static DEVICE_ATTR(cancel, S_IWUSR |S_IWGRP, NULL, tpm_store_cancel);
  117. static struct attribute* atmel_attrs[] = {
  118. &dev_attr_pubek.attr,
  119. &dev_attr_pcrs.attr,
  120. &dev_attr_caps.attr,
  121. &dev_attr_cancel.attr,
  122. 0,
  123. };
  124. static struct attribute_group atmel_attr_grp = { .attrs = atmel_attrs };
  125. static struct tpm_vendor_specific tpm_atmel = {
  126. .recv = tpm_atml_recv,
  127. .send = tpm_atml_send,
  128. .cancel = tpm_atml_cancel,
  129. .req_complete_mask = ATML_STATUS_BUSY | ATML_STATUS_DATA_AVAIL,
  130. .req_complete_val = ATML_STATUS_DATA_AVAIL,
  131. .req_canceled = ATML_STATUS_READY,
  132. .attr_group = &atmel_attr_grp,
  133. .miscdev = { .fops = &atmel_ops, },
  134. };
  135. static int __devinit tpm_atml_init(struct pci_dev *pci_dev,
  136. const struct pci_device_id *pci_id)
  137. {
  138. u8 version[4];
  139. int rc = 0;
  140. int lo, hi;
  141. if (pci_enable_device(pci_dev))
  142. return -EIO;
  143. lo = tpm_read_index(TPM_ADDR, TPM_ATMEL_BASE_ADDR_LO);
  144. hi = tpm_read_index(TPM_ADDR, TPM_ATMEL_BASE_ADDR_HI);
  145. tpm_atmel.base = (hi<<8)|lo;
  146. dev_dbg( &pci_dev->dev, "Operating with base: 0x%x\n", tpm_atmel.base);
  147. /* verify that it is an Atmel part */
  148. if (tpm_read_index(TPM_ADDR, 4) != 'A' || tpm_read_index(TPM_ADDR, 5) != 'T'
  149. || tpm_read_index(TPM_ADDR, 6) != 'M' || tpm_read_index(TPM_ADDR, 7) != 'L') {
  150. rc = -ENODEV;
  151. goto out_err;
  152. }
  153. /* query chip for its version number */
  154. if ((version[0] = tpm_read_index(TPM_ADDR, 0x00)) != 0xFF) {
  155. version[1] = tpm_read_index(TPM_ADDR, 0x01);
  156. version[2] = tpm_read_index(TPM_ADDR, 0x02);
  157. version[3] = tpm_read_index(TPM_ADDR, 0x03);
  158. } else {
  159. dev_info(&pci_dev->dev, "version query failed\n");
  160. rc = -ENODEV;
  161. goto out_err;
  162. }
  163. if ((rc = tpm_register_hardware(pci_dev, &tpm_atmel)) < 0)
  164. goto out_err;
  165. dev_info(&pci_dev->dev,
  166. "Atmel TPM version %d.%d.%d.%d\n", version[0], version[1],
  167. version[2], version[3]);
  168. return 0;
  169. out_err:
  170. pci_disable_device(pci_dev);
  171. return rc;
  172. }
  173. static struct pci_device_id tpm_pci_tbl[] __devinitdata = {
  174. {PCI_DEVICE(PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_82801BA_0)},
  175. {PCI_DEVICE(PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_82801CA_12)},
  176. {PCI_DEVICE(PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_82801DB_0)},
  177. {PCI_DEVICE(PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_82801DB_12)},
  178. {PCI_DEVICE(PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_82801EB_0)},
  179. {PCI_DEVICE(PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_ICH6_0)},
  180. {PCI_DEVICE(PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_ICH6_1)},
  181. {PCI_DEVICE(PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_ICH7_0)},
  182. {PCI_DEVICE(PCI_VENDOR_ID_AMD, PCI_DEVICE_ID_AMD_8111_LPC)},
  183. {PCI_DEVICE(PCI_VENDOR_ID_SERVERWORKS, PCI_DEVICE_ID_SERVERWORKS_CSB6LPC)},
  184. {0,}
  185. };
  186. MODULE_DEVICE_TABLE(pci, tpm_pci_tbl);
  187. static struct pci_driver atmel_pci_driver = {
  188. .name = "tpm_atmel",
  189. .id_table = tpm_pci_tbl,
  190. .probe = tpm_atml_init,
  191. .remove = __devexit_p(tpm_remove),
  192. .suspend = tpm_pm_suspend,
  193. .resume = tpm_pm_resume,
  194. };
  195. static int __init init_atmel(void)
  196. {
  197. return pci_register_driver(&atmel_pci_driver);
  198. }
  199. static void __exit cleanup_atmel(void)
  200. {
  201. pci_unregister_driver(&atmel_pci_driver);
  202. }
  203. module_init(init_atmel);
  204. module_exit(cleanup_atmel);
  205. MODULE_AUTHOR("Leendert van Doorn (leendert@watson.ibm.com)");
  206. MODULE_DESCRIPTION("TPM Driver");
  207. MODULE_VERSION("2.0");
  208. MODULE_LICENSE("GPL");