via_irq.c 9.7 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339
  1. /* via_irq.c
  2. *
  3. * Copyright 2004 BEAM Ltd.
  4. * Copyright 2002 Tungsten Graphics, Inc.
  5. * Copyright 2005 Thomas Hellstrom.
  6. * All Rights Reserved.
  7. *
  8. * Permission is hereby granted, free of charge, to any person obtaining a
  9. * copy of this software and associated documentation files (the "Software"),
  10. * to deal in the Software without restriction, including without limitation
  11. * the rights to use, copy, modify, merge, publish, distribute, sublicense,
  12. * and/or sell copies of the Software, and to permit persons to whom the
  13. * Software is furnished to do so, subject to the following conditions:
  14. *
  15. * The above copyright notice and this permission notice (including the next
  16. * paragraph) shall be included in all copies or substantial portions of the
  17. * Software.
  18. *
  19. * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
  20. * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
  21. * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
  22. * BEAM LTD, TUNGSTEN GRAPHICS AND/OR ITS SUPPLIERS BE LIABLE FOR ANY CLAIM,
  23. * DAMAGES OR
  24. * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
  25. * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
  26. * DEALINGS IN THE SOFTWARE.
  27. *
  28. * Authors:
  29. * Terry Barnaby <terry1@beam.ltd.uk>
  30. * Keith Whitwell <keith@tungstengraphics.com>
  31. * Thomas Hellstrom <unichrome@shipmail.org>
  32. *
  33. * This code provides standard DRM access to the Via Unichrome / Pro Vertical blank
  34. * interrupt, as well as an infrastructure to handle other interrupts of the chip.
  35. * The refresh rate is also calculated for video playback sync purposes.
  36. */
  37. #include "drmP.h"
  38. #include "drm.h"
  39. #include "via_drm.h"
  40. #include "via_drv.h"
  41. #define VIA_REG_INTERRUPT 0x200
  42. /* VIA_REG_INTERRUPT */
  43. #define VIA_IRQ_GLOBAL (1 << 31)
  44. #define VIA_IRQ_VBLANK_ENABLE (1 << 19)
  45. #define VIA_IRQ_VBLANK_PENDING (1 << 3)
  46. #define VIA_IRQ_HQV0_ENABLE (1 << 11)
  47. #define VIA_IRQ_HQV1_ENABLE (1 << 25)
  48. #define VIA_IRQ_HQV0_PENDING (1 << 9)
  49. #define VIA_IRQ_HQV1_PENDING (1 << 10)
  50. /*
  51. * Device-specific IRQs go here. This type might need to be extended with
  52. * the register if there are multiple IRQ control registers.
  53. * Currently we activate the HQV interrupts of Unichrome Pro group A.
  54. */
  55. static maskarray_t via_pro_group_a_irqs[] = {
  56. {VIA_IRQ_HQV0_ENABLE, VIA_IRQ_HQV0_PENDING, 0x000003D0, 0x00008010, 0x00000000 },
  57. {VIA_IRQ_HQV1_ENABLE, VIA_IRQ_HQV1_PENDING, 0x000013D0, 0x00008010, 0x00000000 }};
  58. static int via_num_pro_group_a = sizeof(via_pro_group_a_irqs)/sizeof(maskarray_t);
  59. static maskarray_t via_unichrome_irqs[] = {};
  60. static int via_num_unichrome = sizeof(via_unichrome_irqs)/sizeof(maskarray_t);
  61. static unsigned time_diff(struct timeval *now,struct timeval *then)
  62. {
  63. return (now->tv_usec >= then->tv_usec) ?
  64. now->tv_usec - then->tv_usec :
  65. 1000000 - (then->tv_usec - now->tv_usec);
  66. }
  67. irqreturn_t via_driver_irq_handler(DRM_IRQ_ARGS)
  68. {
  69. drm_device_t *dev = (drm_device_t *) arg;
  70. drm_via_private_t *dev_priv = (drm_via_private_t *) dev->dev_private;
  71. u32 status;
  72. int handled = 0;
  73. struct timeval cur_vblank;
  74. drm_via_irq_t *cur_irq = dev_priv->via_irqs;
  75. int i;
  76. status = VIA_READ(VIA_REG_INTERRUPT);
  77. if (status & VIA_IRQ_VBLANK_PENDING) {
  78. atomic_inc(&dev->vbl_received);
  79. if (!(atomic_read(&dev->vbl_received) & 0x0F)) {
  80. do_gettimeofday(&cur_vblank);
  81. if (dev_priv->last_vblank_valid) {
  82. dev_priv->usec_per_vblank =
  83. time_diff( &cur_vblank,&dev_priv->last_vblank) >> 4;
  84. }
  85. dev_priv->last_vblank = cur_vblank;
  86. dev_priv->last_vblank_valid = 1;
  87. }
  88. if (!(atomic_read(&dev->vbl_received) & 0xFF)) {
  89. DRM_DEBUG("US per vblank is: %u\n",
  90. dev_priv->usec_per_vblank);
  91. }
  92. DRM_WAKEUP(&dev->vbl_queue);
  93. drm_vbl_send_signals(dev);
  94. handled = 1;
  95. }
  96. for (i=0; i<dev_priv->num_irqs; ++i) {
  97. if (status & cur_irq->pending_mask) {
  98. atomic_inc( &cur_irq->irq_received );
  99. DRM_WAKEUP( &cur_irq->irq_queue );
  100. handled = 1;
  101. }
  102. cur_irq++;
  103. }
  104. /* Acknowlege interrupts */
  105. VIA_WRITE(VIA_REG_INTERRUPT, status);
  106. if (handled)
  107. return IRQ_HANDLED;
  108. else
  109. return IRQ_NONE;
  110. }
  111. static __inline__ void viadrv_acknowledge_irqs(drm_via_private_t * dev_priv)
  112. {
  113. u32 status;
  114. if (dev_priv) {
  115. /* Acknowlege interrupts */
  116. status = VIA_READ(VIA_REG_INTERRUPT);
  117. VIA_WRITE(VIA_REG_INTERRUPT, status |
  118. dev_priv->irq_pending_mask);
  119. }
  120. }
  121. int via_driver_vblank_wait(drm_device_t * dev, unsigned int *sequence)
  122. {
  123. drm_via_private_t *dev_priv = (drm_via_private_t *) dev->dev_private;
  124. unsigned int cur_vblank;
  125. int ret = 0;
  126. DRM_DEBUG("viadrv_vblank_wait\n");
  127. if (!dev_priv) {
  128. DRM_ERROR("%s called with no initialization\n", __FUNCTION__);
  129. return -EINVAL;
  130. }
  131. viadrv_acknowledge_irqs(dev_priv);
  132. /* Assume that the user has missed the current sequence number
  133. * by about a day rather than she wants to wait for years
  134. * using vertical blanks...
  135. */
  136. DRM_WAIT_ON(ret, dev->vbl_queue, 3 * DRM_HZ,
  137. (((cur_vblank = atomic_read(&dev->vbl_received)) -
  138. *sequence) <= (1 << 23)));
  139. *sequence = cur_vblank;
  140. return ret;
  141. }
  142. static int
  143. via_driver_irq_wait(drm_device_t * dev, unsigned int irq, int force_sequence,
  144. unsigned int *sequence)
  145. {
  146. drm_via_private_t *dev_priv = (drm_via_private_t *) dev->dev_private;
  147. unsigned int cur_irq_sequence;
  148. drm_via_irq_t *cur_irq = dev_priv->via_irqs;
  149. int ret = 0;
  150. maskarray_t *masks = dev_priv->irq_masks;
  151. DRM_DEBUG("%s\n", __FUNCTION__);
  152. if (!dev_priv) {
  153. DRM_ERROR("%s called with no initialization\n", __FUNCTION__);
  154. return DRM_ERR(EINVAL);
  155. }
  156. if (irq >= dev_priv->num_irqs ) {
  157. DRM_ERROR("%s Trying to wait on unknown irq %d\n", __FUNCTION__, irq);
  158. return DRM_ERR(EINVAL);
  159. }
  160. cur_irq += irq;
  161. if (masks[irq][2] && !force_sequence) {
  162. DRM_WAIT_ON(ret, cur_irq->irq_queue, 3 * DRM_HZ,
  163. ((VIA_READ(masks[irq][2]) & masks[irq][3]) == masks[irq][4]));
  164. cur_irq_sequence = atomic_read(&cur_irq->irq_received);
  165. } else {
  166. DRM_WAIT_ON(ret, cur_irq->irq_queue, 3 * DRM_HZ,
  167. (((cur_irq_sequence = atomic_read(&cur_irq->irq_received)) -
  168. *sequence) <= (1 << 23)));
  169. }
  170. *sequence = cur_irq_sequence;
  171. return ret;
  172. }
  173. /*
  174. * drm_dma.h hooks
  175. */
  176. void via_driver_irq_preinstall(drm_device_t * dev)
  177. {
  178. drm_via_private_t *dev_priv = (drm_via_private_t *) dev->dev_private;
  179. u32 status;
  180. drm_via_irq_t *cur_irq = dev_priv->via_irqs;
  181. int i;
  182. DRM_DEBUG("driver_irq_preinstall: dev_priv: %p\n", dev_priv);
  183. if (dev_priv) {
  184. dev_priv->irq_enable_mask = VIA_IRQ_VBLANK_ENABLE;
  185. dev_priv->irq_pending_mask = VIA_IRQ_VBLANK_PENDING;
  186. dev_priv->irq_masks = (dev_priv->pro_group_a) ?
  187. via_pro_group_a_irqs : via_unichrome_irqs;
  188. dev_priv->num_irqs = (dev_priv->pro_group_a) ?
  189. via_num_pro_group_a : via_num_unichrome;
  190. for(i=0; i < dev_priv->num_irqs; ++i) {
  191. atomic_set(&cur_irq->irq_received, 0);
  192. cur_irq->enable_mask = dev_priv->irq_masks[i][0];
  193. cur_irq->pending_mask = dev_priv->irq_masks[i][1];
  194. DRM_INIT_WAITQUEUE( &cur_irq->irq_queue );
  195. dev_priv->irq_enable_mask |= cur_irq->enable_mask;
  196. dev_priv->irq_pending_mask |= cur_irq->pending_mask;
  197. cur_irq++;
  198. DRM_DEBUG("Initializing IRQ %d\n", i);
  199. }
  200. dev_priv->last_vblank_valid = 0;
  201. // Clear VSync interrupt regs
  202. status = VIA_READ(VIA_REG_INTERRUPT);
  203. VIA_WRITE(VIA_REG_INTERRUPT, status &
  204. ~(dev_priv->irq_enable_mask));
  205. /* Clear bits if they're already high */
  206. viadrv_acknowledge_irqs(dev_priv);
  207. }
  208. }
  209. void via_driver_irq_postinstall(drm_device_t * dev)
  210. {
  211. drm_via_private_t *dev_priv = (drm_via_private_t *) dev->dev_private;
  212. u32 status;
  213. DRM_DEBUG("via_driver_irq_postinstall\n");
  214. if (dev_priv) {
  215. status = VIA_READ(VIA_REG_INTERRUPT);
  216. VIA_WRITE(VIA_REG_INTERRUPT, status | VIA_IRQ_GLOBAL
  217. | dev_priv->irq_enable_mask);
  218. /* Some magic, oh for some data sheets ! */
  219. VIA_WRITE8(0x83d4, 0x11);
  220. VIA_WRITE8(0x83d5, VIA_READ8(0x83d5) | 0x30);
  221. }
  222. }
  223. void via_driver_irq_uninstall(drm_device_t * dev)
  224. {
  225. drm_via_private_t *dev_priv = (drm_via_private_t *) dev->dev_private;
  226. u32 status;
  227. DRM_DEBUG("driver_irq_uninstall)\n");
  228. if (dev_priv) {
  229. /* Some more magic, oh for some data sheets ! */
  230. VIA_WRITE8(0x83d4, 0x11);
  231. VIA_WRITE8(0x83d5, VIA_READ8(0x83d5) & ~0x30);
  232. status = VIA_READ(VIA_REG_INTERRUPT);
  233. VIA_WRITE(VIA_REG_INTERRUPT, status &
  234. ~(VIA_IRQ_VBLANK_ENABLE | dev_priv->irq_enable_mask));
  235. }
  236. }
  237. int via_wait_irq(DRM_IOCTL_ARGS)
  238. {
  239. drm_file_t *priv = filp->private_data;
  240. drm_device_t *dev = priv->head->dev;
  241. drm_via_irqwait_t __user *argp = (void __user *)data;
  242. drm_via_irqwait_t irqwait;
  243. struct timeval now;
  244. int ret = 0;
  245. drm_via_private_t *dev_priv = (drm_via_private_t *) dev->dev_private;
  246. drm_via_irq_t *cur_irq = dev_priv->via_irqs;
  247. int force_sequence;
  248. if (!dev->irq)
  249. return DRM_ERR(EINVAL);
  250. DRM_COPY_FROM_USER_IOCTL(irqwait, argp, sizeof(irqwait));
  251. if (irqwait.request.irq >= dev_priv->num_irqs) {
  252. DRM_ERROR("%s Trying to wait on unknown irq %d\n", __FUNCTION__,
  253. irqwait.request.irq);
  254. return DRM_ERR(EINVAL);
  255. }
  256. cur_irq += irqwait.request.irq;
  257. switch (irqwait.request.type & ~VIA_IRQ_FLAGS_MASK) {
  258. case VIA_IRQ_RELATIVE:
  259. irqwait.request.sequence += atomic_read(&cur_irq->irq_received);
  260. irqwait.request.type &= ~_DRM_VBLANK_RELATIVE;
  261. case VIA_IRQ_ABSOLUTE:
  262. break;
  263. default:
  264. return DRM_ERR(EINVAL);
  265. }
  266. if (irqwait.request.type & VIA_IRQ_SIGNAL) {
  267. DRM_ERROR("%s Signals on Via IRQs not implemented yet.\n",
  268. __FUNCTION__);
  269. return DRM_ERR(EINVAL);
  270. }
  271. force_sequence = (irqwait.request.type & VIA_IRQ_FORCE_SEQUENCE);
  272. ret = via_driver_irq_wait(dev, irqwait.request.irq, force_sequence,
  273. &irqwait.request.sequence);
  274. do_gettimeofday(&now);
  275. irqwait.reply.tval_sec = now.tv_sec;
  276. irqwait.reply.tval_usec = now.tv_usec;
  277. DRM_COPY_TO_USER_IOCTL(argp, irqwait, sizeof(irqwait));
  278. return ret;
  279. }