ati-agp.c 14 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548
  1. /*
  2. * ATi AGPGART routines.
  3. */
  4. #include <linux/types.h>
  5. #include <linux/module.h>
  6. #include <linux/pci.h>
  7. #include <linux/init.h>
  8. #include <linux/agp_backend.h>
  9. #include <asm/agp.h>
  10. #include "agp.h"
  11. #define ATI_GART_MMBASE_ADDR 0x14
  12. #define ATI_RS100_APSIZE 0xac
  13. #define ATI_RS100_IG_AGPMODE 0xb0
  14. #define ATI_RS300_APSIZE 0xf8
  15. #define ATI_RS300_IG_AGPMODE 0xfc
  16. #define ATI_GART_FEATURE_ID 0x00
  17. #define ATI_GART_BASE 0x04
  18. #define ATI_GART_CACHE_SZBASE 0x08
  19. #define ATI_GART_CACHE_CNTRL 0x0c
  20. #define ATI_GART_CACHE_ENTRY_CNTRL 0x10
  21. static struct aper_size_info_lvl2 ati_generic_sizes[7] =
  22. {
  23. {2048, 524288, 0x0000000c},
  24. {1024, 262144, 0x0000000a},
  25. {512, 131072, 0x00000008},
  26. {256, 65536, 0x00000006},
  27. {128, 32768, 0x00000004},
  28. {64, 16384, 0x00000002},
  29. {32, 8192, 0x00000000}
  30. };
  31. static struct gatt_mask ati_generic_masks[] =
  32. {
  33. { .mask = 1, .type = 0}
  34. };
  35. typedef struct _ati_page_map {
  36. unsigned long *real;
  37. unsigned long __iomem *remapped;
  38. } ati_page_map;
  39. static struct _ati_generic_private {
  40. volatile u8 __iomem *registers;
  41. ati_page_map **gatt_pages;
  42. int num_tables;
  43. } ati_generic_private;
  44. static int ati_create_page_map(ati_page_map *page_map)
  45. {
  46. int i, err = 0;
  47. page_map->real = (unsigned long *) __get_free_page(GFP_KERNEL);
  48. if (page_map->real == NULL)
  49. return -ENOMEM;
  50. SetPageReserved(virt_to_page(page_map->real));
  51. err = map_page_into_agp(virt_to_page(page_map->real));
  52. page_map->remapped = ioremap_nocache(virt_to_gart(page_map->real),
  53. PAGE_SIZE);
  54. if (page_map->remapped == NULL || err) {
  55. ClearPageReserved(virt_to_page(page_map->real));
  56. free_page((unsigned long) page_map->real);
  57. page_map->real = NULL;
  58. return -ENOMEM;
  59. }
  60. /*CACHE_FLUSH();*/
  61. global_cache_flush();
  62. for(i = 0; i < PAGE_SIZE / sizeof(unsigned long); i++) {
  63. writel(agp_bridge->scratch_page, page_map->remapped+i);
  64. readl(page_map->remapped+i); /* PCI Posting. */
  65. }
  66. return 0;
  67. }
  68. static void ati_free_page_map(ati_page_map *page_map)
  69. {
  70. unmap_page_from_agp(virt_to_page(page_map->real));
  71. iounmap(page_map->remapped);
  72. ClearPageReserved(virt_to_page(page_map->real));
  73. free_page((unsigned long) page_map->real);
  74. }
  75. static void ati_free_gatt_pages(void)
  76. {
  77. int i;
  78. ati_page_map **tables;
  79. ati_page_map *entry;
  80. tables = ati_generic_private.gatt_pages;
  81. for(i = 0; i < ati_generic_private.num_tables; i++) {
  82. entry = tables[i];
  83. if (entry != NULL) {
  84. if (entry->real != NULL)
  85. ati_free_page_map(entry);
  86. kfree(entry);
  87. }
  88. }
  89. kfree(tables);
  90. }
  91. static int ati_create_gatt_pages(int nr_tables)
  92. {
  93. ati_page_map **tables;
  94. ati_page_map *entry;
  95. int retval = 0;
  96. int i;
  97. tables = kmalloc((nr_tables + 1) * sizeof(ati_page_map *),
  98. GFP_KERNEL);
  99. if (tables == NULL)
  100. return -ENOMEM;
  101. memset(tables, 0, sizeof(ati_page_map *) * (nr_tables + 1));
  102. for (i = 0; i < nr_tables; i++) {
  103. entry = kmalloc(sizeof(ati_page_map), GFP_KERNEL);
  104. if (entry == NULL) {
  105. while (i>0) {
  106. kfree (tables[i-1]);
  107. i--;
  108. }
  109. kfree (tables);
  110. tables = NULL;
  111. retval = -ENOMEM;
  112. break;
  113. }
  114. memset(entry, 0, sizeof(ati_page_map));
  115. tables[i] = entry;
  116. retval = ati_create_page_map(entry);
  117. if (retval != 0) break;
  118. }
  119. ati_generic_private.num_tables = nr_tables;
  120. ati_generic_private.gatt_pages = tables;
  121. if (retval != 0) ati_free_gatt_pages();
  122. return retval;
  123. }
  124. static int is_r200(void)
  125. {
  126. if ((agp_bridge->dev->device == PCI_DEVICE_ID_ATI_RS100) ||
  127. (agp_bridge->dev->device == PCI_DEVICE_ID_ATI_RS200) ||
  128. (agp_bridge->dev->device == PCI_DEVICE_ID_ATI_RS200_B) ||
  129. (agp_bridge->dev->device == PCI_DEVICE_ID_ATI_RS250))
  130. return 1;
  131. return 0;
  132. }
  133. static int ati_fetch_size(void)
  134. {
  135. int i;
  136. u32 temp;
  137. struct aper_size_info_lvl2 *values;
  138. if (is_r200())
  139. pci_read_config_dword(agp_bridge->dev, ATI_RS100_APSIZE, &temp);
  140. else
  141. pci_read_config_dword(agp_bridge->dev, ATI_RS300_APSIZE, &temp);
  142. temp = (temp & 0x0000000e);
  143. values = A_SIZE_LVL2(agp_bridge->driver->aperture_sizes);
  144. for (i = 0; i < agp_bridge->driver->num_aperture_sizes; i++) {
  145. if (temp == values[i].size_value) {
  146. agp_bridge->previous_size =
  147. agp_bridge->current_size = (void *) (values + i);
  148. agp_bridge->aperture_size_idx = i;
  149. return values[i].size;
  150. }
  151. }
  152. return 0;
  153. }
  154. static void ati_tlbflush(struct agp_memory * mem)
  155. {
  156. writel(1, ati_generic_private.registers+ATI_GART_CACHE_CNTRL);
  157. readl(ati_generic_private.registers+ATI_GART_CACHE_CNTRL); /* PCI Posting. */
  158. }
  159. static void ati_cleanup(void)
  160. {
  161. struct aper_size_info_lvl2 *previous_size;
  162. u32 temp;
  163. previous_size = A_SIZE_LVL2(agp_bridge->previous_size);
  164. /* Write back the previous size and disable gart translation */
  165. if (is_r200()) {
  166. pci_read_config_dword(agp_bridge->dev, ATI_RS100_APSIZE, &temp);
  167. temp = ((temp & ~(0x0000000f)) | previous_size->size_value);
  168. pci_write_config_dword(agp_bridge->dev, ATI_RS100_APSIZE, temp);
  169. } else {
  170. pci_read_config_dword(agp_bridge->dev, ATI_RS300_APSIZE, &temp);
  171. temp = ((temp & ~(0x0000000f)) | previous_size->size_value);
  172. pci_write_config_dword(agp_bridge->dev, ATI_RS300_APSIZE, temp);
  173. }
  174. iounmap((volatile u8 __iomem *)ati_generic_private.registers);
  175. }
  176. static int ati_configure(void)
  177. {
  178. u32 temp;
  179. /* Get the memory mapped registers */
  180. pci_read_config_dword(agp_bridge->dev, ATI_GART_MMBASE_ADDR, &temp);
  181. temp = (temp & 0xfffff000);
  182. ati_generic_private.registers = (volatile u8 __iomem *) ioremap(temp, 4096);
  183. if (is_r200())
  184. pci_write_config_dword(agp_bridge->dev, ATI_RS100_IG_AGPMODE, 0x20000);
  185. else
  186. pci_write_config_dword(agp_bridge->dev, ATI_RS300_IG_AGPMODE, 0x20000);
  187. /* address to map too */
  188. /*
  189. pci_read_config_dword(agp_bridge.dev, AGP_APBASE, &temp);
  190. agp_bridge.gart_bus_addr = (temp & PCI_BASE_ADDRESS_MEM_MASK);
  191. printk(KERN_INFO PFX "IGP320 gart_bus_addr: %x\n", agp_bridge.gart_bus_addr);
  192. */
  193. writel(0x60000, ati_generic_private.registers+ATI_GART_FEATURE_ID);
  194. readl(ati_generic_private.registers+ATI_GART_FEATURE_ID); /* PCI Posting.*/
  195. /* SIGNALED_SYSTEM_ERROR @ NB_STATUS */
  196. pci_read_config_dword(agp_bridge->dev, 4, &temp);
  197. pci_write_config_dword(agp_bridge->dev, 4, temp | (1<<14));
  198. /* Write out the address of the gatt table */
  199. writel(agp_bridge->gatt_bus_addr, ati_generic_private.registers+ATI_GART_BASE);
  200. readl(ati_generic_private.registers+ATI_GART_BASE); /* PCI Posting. */
  201. return 0;
  202. }
  203. /*
  204. *Since we don't need contigious memory we just try
  205. * to get the gatt table once
  206. */
  207. #define GET_PAGE_DIR_OFF(addr) (addr >> 22)
  208. #define GET_PAGE_DIR_IDX(addr) (GET_PAGE_DIR_OFF(addr) - \
  209. GET_PAGE_DIR_OFF(agp_bridge->gart_bus_addr))
  210. #define GET_GATT_OFF(addr) ((addr & 0x003ff000) >> 12)
  211. #undef GET_GATT
  212. #define GET_GATT(addr) (ati_generic_private.gatt_pages[\
  213. GET_PAGE_DIR_IDX(addr)]->remapped)
  214. static int ati_insert_memory(struct agp_memory * mem,
  215. off_t pg_start, int type)
  216. {
  217. int i, j, num_entries;
  218. unsigned long __iomem *cur_gatt;
  219. unsigned long addr;
  220. num_entries = A_SIZE_LVL2(agp_bridge->current_size)->num_entries;
  221. if (type != 0 || mem->type != 0)
  222. return -EINVAL;
  223. if ((pg_start + mem->page_count) > num_entries)
  224. return -EINVAL;
  225. j = pg_start;
  226. while (j < (pg_start + mem->page_count)) {
  227. addr = (j * PAGE_SIZE) + agp_bridge->gart_bus_addr;
  228. cur_gatt = GET_GATT(addr);
  229. if (!PGE_EMPTY(agp_bridge,readl(cur_gatt+GET_GATT_OFF(addr))))
  230. return -EBUSY;
  231. j++;
  232. }
  233. if (mem->is_flushed == FALSE) {
  234. /*CACHE_FLUSH(); */
  235. global_cache_flush();
  236. mem->is_flushed = TRUE;
  237. }
  238. for (i = 0, j = pg_start; i < mem->page_count; i++, j++) {
  239. addr = (j * PAGE_SIZE) + agp_bridge->gart_bus_addr;
  240. cur_gatt = GET_GATT(addr);
  241. writel(agp_bridge->driver->mask_memory(agp_bridge,
  242. mem->memory[i], mem->type), cur_gatt+GET_GATT_OFF(addr));
  243. readl(cur_gatt+GET_GATT_OFF(addr)); /* PCI Posting. */
  244. }
  245. agp_bridge->driver->tlb_flush(mem);
  246. return 0;
  247. }
  248. static int ati_remove_memory(struct agp_memory * mem, off_t pg_start,
  249. int type)
  250. {
  251. int i;
  252. unsigned long __iomem *cur_gatt;
  253. unsigned long addr;
  254. if (type != 0 || mem->type != 0) {
  255. return -EINVAL;
  256. }
  257. for (i = pg_start; i < (mem->page_count + pg_start); i++) {
  258. addr = (i * PAGE_SIZE) + agp_bridge->gart_bus_addr;
  259. cur_gatt = GET_GATT(addr);
  260. writel(agp_bridge->scratch_page, cur_gatt+GET_GATT_OFF(addr));
  261. readl(cur_gatt+GET_GATT_OFF(addr)); /* PCI Posting. */
  262. }
  263. agp_bridge->driver->tlb_flush(mem);
  264. return 0;
  265. }
  266. static int ati_create_gatt_table(struct agp_bridge_data *bridge)
  267. {
  268. struct aper_size_info_lvl2 *value;
  269. ati_page_map page_dir;
  270. unsigned long addr;
  271. int retval;
  272. u32 temp;
  273. int i;
  274. struct aper_size_info_lvl2 *current_size;
  275. value = A_SIZE_LVL2(agp_bridge->current_size);
  276. retval = ati_create_page_map(&page_dir);
  277. if (retval != 0)
  278. return retval;
  279. retval = ati_create_gatt_pages(value->num_entries / 1024);
  280. if (retval != 0) {
  281. ati_free_page_map(&page_dir);
  282. return retval;
  283. }
  284. agp_bridge->gatt_table_real = (u32 *)page_dir.real;
  285. agp_bridge->gatt_table = (u32 __iomem *) page_dir.remapped;
  286. agp_bridge->gatt_bus_addr = virt_to_gart(page_dir.real);
  287. /* Write out the size register */
  288. current_size = A_SIZE_LVL2(agp_bridge->current_size);
  289. if (is_r200()) {
  290. pci_read_config_dword(agp_bridge->dev, ATI_RS100_APSIZE, &temp);
  291. temp = (((temp & ~(0x0000000e)) | current_size->size_value)
  292. | 0x00000001);
  293. pci_write_config_dword(agp_bridge->dev, ATI_RS100_APSIZE, temp);
  294. pci_read_config_dword(agp_bridge->dev, ATI_RS100_APSIZE, &temp);
  295. } else {
  296. pci_read_config_dword(agp_bridge->dev, ATI_RS300_APSIZE, &temp);
  297. temp = (((temp & ~(0x0000000e)) | current_size->size_value)
  298. | 0x00000001);
  299. pci_write_config_dword(agp_bridge->dev, ATI_RS300_APSIZE, temp);
  300. pci_read_config_dword(agp_bridge->dev, ATI_RS300_APSIZE, &temp);
  301. }
  302. /*
  303. * Get the address for the gart region.
  304. * This is a bus address even on the alpha, b/c its
  305. * used to program the agp master not the cpu
  306. */
  307. pci_read_config_dword(agp_bridge->dev, AGP_APBASE, &temp);
  308. addr = (temp & PCI_BASE_ADDRESS_MEM_MASK);
  309. agp_bridge->gart_bus_addr = addr;
  310. /* Calculate the agp offset */
  311. for(i = 0; i < value->num_entries / 1024; i++, addr += 0x00400000) {
  312. writel(virt_to_gart(ati_generic_private.gatt_pages[i]->real) | 1,
  313. page_dir.remapped+GET_PAGE_DIR_OFF(addr));
  314. readl(page_dir.remapped+GET_PAGE_DIR_OFF(addr)); /* PCI Posting. */
  315. }
  316. return 0;
  317. }
  318. static int ati_free_gatt_table(struct agp_bridge_data *bridge)
  319. {
  320. ati_page_map page_dir;
  321. page_dir.real = (unsigned long *)agp_bridge->gatt_table_real;
  322. page_dir.remapped = (unsigned long __iomem *)agp_bridge->gatt_table;
  323. ati_free_gatt_pages();
  324. ati_free_page_map(&page_dir);
  325. return 0;
  326. }
  327. static struct agp_bridge_driver ati_generic_bridge = {
  328. .owner = THIS_MODULE,
  329. .aperture_sizes = ati_generic_sizes,
  330. .size_type = LVL2_APER_SIZE,
  331. .num_aperture_sizes = 7,
  332. .configure = ati_configure,
  333. .fetch_size = ati_fetch_size,
  334. .cleanup = ati_cleanup,
  335. .tlb_flush = ati_tlbflush,
  336. .mask_memory = agp_generic_mask_memory,
  337. .masks = ati_generic_masks,
  338. .agp_enable = agp_generic_enable,
  339. .cache_flush = global_cache_flush,
  340. .create_gatt_table = ati_create_gatt_table,
  341. .free_gatt_table = ati_free_gatt_table,
  342. .insert_memory = ati_insert_memory,
  343. .remove_memory = ati_remove_memory,
  344. .alloc_by_type = agp_generic_alloc_by_type,
  345. .free_by_type = agp_generic_free_by_type,
  346. .agp_alloc_page = agp_generic_alloc_page,
  347. .agp_destroy_page = agp_generic_destroy_page,
  348. };
  349. static struct agp_device_ids ati_agp_device_ids[] __devinitdata =
  350. {
  351. {
  352. .device_id = PCI_DEVICE_ID_ATI_RS100,
  353. .chipset_name = "IGP320/M",
  354. },
  355. {
  356. .device_id = PCI_DEVICE_ID_ATI_RS200,
  357. .chipset_name = "IGP330/340/345/350/M",
  358. },
  359. {
  360. .device_id = PCI_DEVICE_ID_ATI_RS200_B,
  361. .chipset_name = "IGP345M",
  362. },
  363. {
  364. .device_id = PCI_DEVICE_ID_ATI_RS250,
  365. .chipset_name = "IGP7000/M",
  366. },
  367. {
  368. .device_id = PCI_DEVICE_ID_ATI_RS300_100,
  369. .chipset_name = "IGP9100/M",
  370. },
  371. {
  372. .device_id = PCI_DEVICE_ID_ATI_RS300_133,
  373. .chipset_name = "IGP9100/M",
  374. },
  375. {
  376. .device_id = PCI_DEVICE_ID_ATI_RS300_166,
  377. .chipset_name = "IGP9100/M",
  378. },
  379. {
  380. .device_id = PCI_DEVICE_ID_ATI_RS300_200,
  381. .chipset_name = "IGP9100/M",
  382. },
  383. { }, /* dummy final entry, always present */
  384. };
  385. static int __devinit agp_ati_probe(struct pci_dev *pdev,
  386. const struct pci_device_id *ent)
  387. {
  388. struct agp_device_ids *devs = ati_agp_device_ids;
  389. struct agp_bridge_data *bridge;
  390. u8 cap_ptr;
  391. int j;
  392. cap_ptr = pci_find_capability(pdev, PCI_CAP_ID_AGP);
  393. if (!cap_ptr)
  394. return -ENODEV;
  395. /* probe for known chipsets */
  396. for (j = 0; devs[j].chipset_name; j++) {
  397. if (pdev->device == devs[j].device_id)
  398. goto found;
  399. }
  400. printk(KERN_ERR PFX
  401. "Unsupported Ati chipset (device id: %04x)\n", pdev->device);
  402. return -ENODEV;
  403. found:
  404. bridge = agp_alloc_bridge();
  405. if (!bridge)
  406. return -ENOMEM;
  407. bridge->dev = pdev;
  408. bridge->capndx = cap_ptr;
  409. bridge->driver = &ati_generic_bridge;
  410. printk(KERN_INFO PFX "Detected Ati %s chipset\n",
  411. devs[j].chipset_name);
  412. /* Fill in the mode register */
  413. pci_read_config_dword(pdev,
  414. bridge->capndx+PCI_AGP_STATUS,
  415. &bridge->mode);
  416. pci_set_drvdata(pdev, bridge);
  417. return agp_add_bridge(bridge);
  418. }
  419. static void __devexit agp_ati_remove(struct pci_dev *pdev)
  420. {
  421. struct agp_bridge_data *bridge = pci_get_drvdata(pdev);
  422. agp_remove_bridge(bridge);
  423. agp_put_bridge(bridge);
  424. }
  425. static struct pci_device_id agp_ati_pci_table[] = {
  426. {
  427. .class = (PCI_CLASS_BRIDGE_HOST << 8),
  428. .class_mask = ~0,
  429. .vendor = PCI_VENDOR_ID_ATI,
  430. .device = PCI_ANY_ID,
  431. .subvendor = PCI_ANY_ID,
  432. .subdevice = PCI_ANY_ID,
  433. },
  434. { }
  435. };
  436. MODULE_DEVICE_TABLE(pci, agp_ati_pci_table);
  437. static struct pci_driver agp_ati_pci_driver = {
  438. .name = "agpgart-ati",
  439. .id_table = agp_ati_pci_table,
  440. .probe = agp_ati_probe,
  441. .remove = agp_ati_remove,
  442. };
  443. static int __init agp_ati_init(void)
  444. {
  445. if (agp_off)
  446. return -EINVAL;
  447. return pci_register_driver(&agp_ati_pci_driver);
  448. }
  449. static void __exit agp_ati_cleanup(void)
  450. {
  451. pci_unregister_driver(&agp_ati_pci_driver);
  452. }
  453. module_init(agp_ati_init);
  454. module_exit(agp_ati_cleanup);
  455. MODULE_AUTHOR("Dave Jones <davej@codemonkey.org.uk>");
  456. MODULE_LICENSE("GPL and additional rights");