dbg_io.c 3.2 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122
  1. #include <linux/config.h>
  2. #include <asm/io.h>
  3. #include <asm/mach-au1x00/au1000.h>
  4. #ifdef CONFIG_KGDB
  5. /*
  6. * FIXME the user should be able to select the
  7. * uart to be used for debugging.
  8. */
  9. #define DEBUG_BASE UART_DEBUG_BASE
  10. /**/
  11. /* we need uint32 uint8 */
  12. /* #include "types.h" */
  13. typedef unsigned char uint8;
  14. typedef unsigned int uint32;
  15. #define UART16550_BAUD_2400 2400
  16. #define UART16550_BAUD_4800 4800
  17. #define UART16550_BAUD_9600 9600
  18. #define UART16550_BAUD_19200 19200
  19. #define UART16550_BAUD_38400 38400
  20. #define UART16550_BAUD_57600 57600
  21. #define UART16550_BAUD_115200 115200
  22. #define UART16550_PARITY_NONE 0
  23. #define UART16550_PARITY_ODD 0x08
  24. #define UART16550_PARITY_EVEN 0x18
  25. #define UART16550_PARITY_MARK 0x28
  26. #define UART16550_PARITY_SPACE 0x38
  27. #define UART16550_DATA_5BIT 0x0
  28. #define UART16550_DATA_6BIT 0x1
  29. #define UART16550_DATA_7BIT 0x2
  30. #define UART16550_DATA_8BIT 0x3
  31. #define UART16550_STOP_1BIT 0x0
  32. #define UART16550_STOP_2BIT 0x4
  33. #define UART_RX 0 /* Receive buffer */
  34. #define UART_TX 4 /* Transmit buffer */
  35. #define UART_IER 8 /* Interrupt Enable Register */
  36. #define UART_IIR 0xC /* Interrupt ID Register */
  37. #define UART_FCR 0x10 /* FIFO Control Register */
  38. #define UART_LCR 0x14 /* Line Control Register */
  39. #define UART_MCR 0x18 /* Modem Control Register */
  40. #define UART_LSR 0x1C /* Line Status Register */
  41. #define UART_MSR 0x20 /* Modem Status Register */
  42. #define UART_CLK 0x28 /* Baud Rat4e Clock Divider */
  43. #define UART_MOD_CNTRL 0x100 /* Module Control */
  44. /* memory-mapped read/write of the port */
  45. #define UART16550_READ(y) (au_readl(DEBUG_BASE + y) & 0xff)
  46. #define UART16550_WRITE(y,z) (au_writel(z&0xff, DEBUG_BASE + y))
  47. extern unsigned long get_au1x00_uart_baud_base(void);
  48. extern unsigned long cal_r4koff(void);
  49. void debugInit(uint32 baud, uint8 data, uint8 parity, uint8 stop)
  50. {
  51. if (UART16550_READ(UART_MOD_CNTRL) != 0x3) {
  52. UART16550_WRITE(UART_MOD_CNTRL, 3);
  53. }
  54. cal_r4koff();
  55. /* disable interrupts */
  56. UART16550_WRITE(UART_IER, 0);
  57. /* set up baud rate */
  58. {
  59. uint32 divisor;
  60. /* set divisor */
  61. divisor = get_au1x00_uart_baud_base() / baud;
  62. UART16550_WRITE(UART_CLK, divisor & 0xffff);
  63. }
  64. /* set data format */
  65. UART16550_WRITE(UART_LCR, (data | parity | stop));
  66. }
  67. static int remoteDebugInitialized = 0;
  68. uint8 getDebugChar(void)
  69. {
  70. if (!remoteDebugInitialized) {
  71. remoteDebugInitialized = 1;
  72. debugInit(UART16550_BAUD_115200,
  73. UART16550_DATA_8BIT,
  74. UART16550_PARITY_NONE,
  75. UART16550_STOP_1BIT);
  76. }
  77. while((UART16550_READ(UART_LSR) & 0x1) == 0);
  78. return UART16550_READ(UART_RX);
  79. }
  80. int putDebugChar(uint8 byte)
  81. {
  82. // int i;
  83. if (!remoteDebugInitialized) {
  84. remoteDebugInitialized = 1;
  85. debugInit(UART16550_BAUD_115200,
  86. UART16550_DATA_8BIT,
  87. UART16550_PARITY_NONE,
  88. UART16550_STOP_1BIT);
  89. }
  90. while ((UART16550_READ(UART_LSR)&0x40) == 0);
  91. UART16550_WRITE(UART_TX, byte);
  92. //for (i=0;i<0xfff;i++);
  93. return 1;
  94. }
  95. #endif