corgi_ssp.c 7.0 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260
  1. /*
  2. * SSP control code for Sharp Corgi devices
  3. *
  4. * Copyright (c) 2004-2005 Richard Purdie
  5. *
  6. * This program is free software; you can redistribute it and/or modify
  7. * it under the terms of the GNU General Public License version 2 as
  8. * published by the Free Software Foundation.
  9. *
  10. */
  11. #include <linux/module.h>
  12. #include <linux/init.h>
  13. #include <linux/kernel.h>
  14. #include <linux/sched.h>
  15. #include <linux/slab.h>
  16. #include <linux/delay.h>
  17. #include <linux/device.h>
  18. #include <asm/hardware.h>
  19. #include <asm/mach-types.h>
  20. #include <asm/arch/ssp.h>
  21. #include <asm/arch/pxa-regs.h>
  22. #include "sharpsl.h"
  23. static DEFINE_SPINLOCK(corgi_ssp_lock);
  24. static struct ssp_dev corgi_ssp_dev;
  25. static struct ssp_state corgi_ssp_state;
  26. static struct corgissp_machinfo *ssp_machinfo;
  27. /*
  28. * There are three devices connected to the SSP interface:
  29. * 1. A touchscreen controller (TI ADS7846 compatible)
  30. * 2. An LCD contoller (with some Backlight functionality)
  31. * 3. A battery moinitoring IC (Maxim MAX1111)
  32. *
  33. * Each device uses a different speed/mode of communication.
  34. *
  35. * The touchscreen is very sensitive and the most frequently used
  36. * so the port is left configured for this.
  37. *
  38. * Devices are selected using Chip Selects on GPIOs.
  39. */
  40. /*
  41. * ADS7846 Routines
  42. */
  43. unsigned long corgi_ssp_ads7846_putget(ulong data)
  44. {
  45. unsigned long ret,flag;
  46. spin_lock_irqsave(&corgi_ssp_lock, flag);
  47. GPCR(ssp_machinfo->cs_ads7846) = GPIO_bit(ssp_machinfo->cs_ads7846);
  48. ssp_write_word(&corgi_ssp_dev,data);
  49. ret = ssp_read_word(&corgi_ssp_dev);
  50. GPSR(ssp_machinfo->cs_ads7846) = GPIO_bit(ssp_machinfo->cs_ads7846);
  51. spin_unlock_irqrestore(&corgi_ssp_lock, flag);
  52. return ret;
  53. }
  54. /*
  55. * NOTE: These functions should always be called in interrupt context
  56. * and use the _lock and _unlock functions. They are very time sensitive.
  57. */
  58. void corgi_ssp_ads7846_lock(void)
  59. {
  60. spin_lock(&corgi_ssp_lock);
  61. GPCR(ssp_machinfo->cs_ads7846) = GPIO_bit(ssp_machinfo->cs_ads7846);
  62. }
  63. void corgi_ssp_ads7846_unlock(void)
  64. {
  65. GPSR(ssp_machinfo->cs_ads7846) = GPIO_bit(ssp_machinfo->cs_ads7846);
  66. spin_unlock(&corgi_ssp_lock);
  67. }
  68. void corgi_ssp_ads7846_put(ulong data)
  69. {
  70. ssp_write_word(&corgi_ssp_dev,data);
  71. }
  72. unsigned long corgi_ssp_ads7846_get(void)
  73. {
  74. return ssp_read_word(&corgi_ssp_dev);
  75. }
  76. EXPORT_SYMBOL(corgi_ssp_ads7846_putget);
  77. EXPORT_SYMBOL(corgi_ssp_ads7846_lock);
  78. EXPORT_SYMBOL(corgi_ssp_ads7846_unlock);
  79. EXPORT_SYMBOL(corgi_ssp_ads7846_put);
  80. EXPORT_SYMBOL(corgi_ssp_ads7846_get);
  81. /*
  82. * LCD/Backlight Routines
  83. */
  84. unsigned long corgi_ssp_dac_put(ulong data)
  85. {
  86. unsigned long flag, sscr1 = SSCR1_SPH;
  87. spin_lock_irqsave(&corgi_ssp_lock, flag);
  88. if (machine_is_spitz() || machine_is_akita() || machine_is_borzoi())
  89. sscr1 = 0;
  90. ssp_disable(&corgi_ssp_dev);
  91. ssp_config(&corgi_ssp_dev, (SSCR0_Motorola | (SSCR0_DSS & 0x07 )), sscr1, 0, SSCR0_SerClkDiv(ssp_machinfo->clk_lcdcon));
  92. ssp_enable(&corgi_ssp_dev);
  93. GPCR(ssp_machinfo->cs_lcdcon) = GPIO_bit(ssp_machinfo->cs_lcdcon);
  94. ssp_write_word(&corgi_ssp_dev,data);
  95. /* Read null data back from device to prevent SSP overflow */
  96. ssp_read_word(&corgi_ssp_dev);
  97. GPSR(ssp_machinfo->cs_lcdcon) = GPIO_bit(ssp_machinfo->cs_lcdcon);
  98. ssp_disable(&corgi_ssp_dev);
  99. ssp_config(&corgi_ssp_dev, (SSCR0_National | (SSCR0_DSS & 0x0b )), 0, 0, SSCR0_SerClkDiv(ssp_machinfo->clk_ads7846));
  100. ssp_enable(&corgi_ssp_dev);
  101. spin_unlock_irqrestore(&corgi_ssp_lock, flag);
  102. return 0;
  103. }
  104. void corgi_ssp_lcdtg_send(u8 adrs, u8 data)
  105. {
  106. corgi_ssp_dac_put(((adrs & 0x07) << 5) | (data & 0x1f));
  107. }
  108. void corgi_ssp_blduty_set(int duty)
  109. {
  110. corgi_ssp_lcdtg_send(0x02,duty);
  111. }
  112. EXPORT_SYMBOL(corgi_ssp_lcdtg_send);
  113. EXPORT_SYMBOL(corgi_ssp_blduty_set);
  114. /*
  115. * Max1111 Routines
  116. */
  117. int corgi_ssp_max1111_get(ulong data)
  118. {
  119. unsigned long flag;
  120. int voltage,voltage1,voltage2;
  121. spin_lock_irqsave(&corgi_ssp_lock, flag);
  122. GPCR(ssp_machinfo->cs_max1111) = GPIO_bit(ssp_machinfo->cs_max1111);
  123. ssp_disable(&corgi_ssp_dev);
  124. ssp_config(&corgi_ssp_dev, (SSCR0_Motorola | (SSCR0_DSS & 0x07 )), 0, 0, SSCR0_SerClkDiv(ssp_machinfo->clk_max1111));
  125. ssp_enable(&corgi_ssp_dev);
  126. udelay(1);
  127. /* TB1/RB1 */
  128. ssp_write_word(&corgi_ssp_dev,data);
  129. ssp_read_word(&corgi_ssp_dev); /* null read */
  130. /* TB12/RB2 */
  131. ssp_write_word(&corgi_ssp_dev,0);
  132. voltage1=ssp_read_word(&corgi_ssp_dev);
  133. /* TB13/RB3*/
  134. ssp_write_word(&corgi_ssp_dev,0);
  135. voltage2=ssp_read_word(&corgi_ssp_dev);
  136. ssp_disable(&corgi_ssp_dev);
  137. ssp_config(&corgi_ssp_dev, (SSCR0_National | (SSCR0_DSS & 0x0b )), 0, 0, SSCR0_SerClkDiv(ssp_machinfo->clk_ads7846));
  138. ssp_enable(&corgi_ssp_dev);
  139. GPSR(ssp_machinfo->cs_max1111) = GPIO_bit(ssp_machinfo->cs_max1111);
  140. spin_unlock_irqrestore(&corgi_ssp_lock, flag);
  141. if (voltage1 & 0xc0 || voltage2 & 0x3f)
  142. voltage = -1;
  143. else
  144. voltage = ((voltage1 << 2) & 0xfc) | ((voltage2 >> 6) & 0x03);
  145. return voltage;
  146. }
  147. EXPORT_SYMBOL(corgi_ssp_max1111_get);
  148. /*
  149. * Support Routines
  150. */
  151. void __init corgi_ssp_set_machinfo(struct corgissp_machinfo *machinfo)
  152. {
  153. ssp_machinfo = machinfo;
  154. }
  155. static int __init corgi_ssp_probe(struct device *dev)
  156. {
  157. int ret;
  158. /* Chip Select - Disable All */
  159. GPDR(ssp_machinfo->cs_lcdcon) |= GPIO_bit(ssp_machinfo->cs_lcdcon); /* output */
  160. GPSR(ssp_machinfo->cs_lcdcon) = GPIO_bit(ssp_machinfo->cs_lcdcon); /* High - Disable LCD Control/Timing Gen */
  161. GPDR(ssp_machinfo->cs_max1111) |= GPIO_bit(ssp_machinfo->cs_max1111); /* output */
  162. GPSR(ssp_machinfo->cs_max1111) = GPIO_bit(ssp_machinfo->cs_max1111); /* High - Disable MAX1111*/
  163. GPDR(ssp_machinfo->cs_ads7846) |= GPIO_bit(ssp_machinfo->cs_ads7846); /* output */
  164. GPSR(ssp_machinfo->cs_ads7846) = GPIO_bit(ssp_machinfo->cs_ads7846); /* High - Disable ADS7846*/
  165. ret = ssp_init(&corgi_ssp_dev,ssp_machinfo->port);
  166. if (ret)
  167. printk(KERN_ERR "Unable to register SSP handler!\n");
  168. else {
  169. ssp_disable(&corgi_ssp_dev);
  170. ssp_config(&corgi_ssp_dev, (SSCR0_National | (SSCR0_DSS & 0x0b )), 0, 0, SSCR0_SerClkDiv(ssp_machinfo->clk_ads7846));
  171. ssp_enable(&corgi_ssp_dev);
  172. }
  173. return ret;
  174. }
  175. static int corgi_ssp_remove(struct device *dev)
  176. {
  177. ssp_exit(&corgi_ssp_dev);
  178. return 0;
  179. }
  180. static int corgi_ssp_suspend(struct device *dev, pm_message_t state, u32 level)
  181. {
  182. if (level == SUSPEND_POWER_DOWN) {
  183. ssp_flush(&corgi_ssp_dev);
  184. ssp_save_state(&corgi_ssp_dev,&corgi_ssp_state);
  185. }
  186. return 0;
  187. }
  188. static int corgi_ssp_resume(struct device *dev, u32 level)
  189. {
  190. if (level == RESUME_POWER_ON) {
  191. GPSR(ssp_machinfo->cs_lcdcon) = GPIO_bit(ssp_machinfo->cs_lcdcon); /* High - Disable LCD Control/Timing Gen */
  192. GPSR(ssp_machinfo->cs_max1111) = GPIO_bit(ssp_machinfo->cs_max1111); /* High - Disable MAX1111*/
  193. GPSR(ssp_machinfo->cs_ads7846) = GPIO_bit(ssp_machinfo->cs_ads7846); /* High - Disable ADS7846*/
  194. ssp_restore_state(&corgi_ssp_dev,&corgi_ssp_state);
  195. ssp_enable(&corgi_ssp_dev);
  196. }
  197. return 0;
  198. }
  199. static struct device_driver corgissp_driver = {
  200. .name = "corgi-ssp",
  201. .bus = &platform_bus_type,
  202. .probe = corgi_ssp_probe,
  203. .remove = corgi_ssp_remove,
  204. .suspend = corgi_ssp_suspend,
  205. .resume = corgi_ssp_resume,
  206. };
  207. int __init corgi_ssp_init(void)
  208. {
  209. return driver_register(&corgissp_driver);
  210. }
  211. arch_initcall(corgi_ssp_init);