be_main.c 51 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677787980818283848586878889909192939495969798991001011021031041051061071081091101111121131141151161171181191201211221231241251261271281291301311321331341351361371381391401411421431441451461471481491501511521531541551561571581591601611621631641651661671681691701711721731741751761771781791801811821831841851861871881891901911921931941951961971981992002012022032042052062072082092102112122132142152162172182192202212222232242252262272282292302312322332342352362372382392402412422432442452462472482492502512522532542552562572582592602612622632642652662672682692702712722732742752762772782792802812822832842852862872882892902912922932942952962972982993003013023033043053063073083093103113123133143153163173183193203213223233243253263273283293303313323333343353363373383393403413423433443453463473483493503513523533543553563573583593603613623633643653663673683693703713723733743753763773783793803813823833843853863873883893903913923933943953963973983994004014024034044054064074084094104114124134144154164174184194204214224234244254264274284294304314324334344354364374384394404414424434444454464474484494504514524534544554564574584594604614624634644654664674684694704714724734744754764774784794804814824834844854864874884894904914924934944954964974984995005015025035045055065075085095105115125135145155165175185195205215225235245255265275285295305315325335345355365375385395405415425435445455465475485495505515525535545555565575585595605615625635645655665675685695705715725735745755765775785795805815825835845855865875885895905915925935945955965975985996006016026036046056066076086096106116126136146156166176186196206216226236246256266276286296306316326336346356366376386396406416426436446456466476486496506516526536546556566576586596606616626636646656666676686696706716726736746756766776786796806816826836846856866876886896906916926936946956966976986997007017027037047057067077087097107117127137147157167177187197207217227237247257267277287297307317327337347357367377387397407417427437447457467477487497507517527537547557567577587597607617627637647657667677687697707717727737747757767777787797807817827837847857867877887897907917927937947957967977987998008018028038048058068078088098108118128138148158168178188198208218228238248258268278288298308318328338348358368378388398408418428438448458468478488498508518528538548558568578588598608618628638648658668678688698708718728738748758768778788798808818828838848858868878888898908918928938948958968978988999009019029039049059069079089099109119129139149159169179189199209219229239249259269279289299309319329339349359369379389399409419429439449459469479489499509519529539549559569579589599609619629639649659669679689699709719729739749759769779789799809819829839849859869879889899909919929939949959969979989991000100110021003100410051006100710081009101010111012101310141015101610171018101910201021102210231024102510261027102810291030103110321033103410351036103710381039104010411042104310441045104610471048104910501051105210531054105510561057105810591060106110621063106410651066106710681069107010711072107310741075107610771078107910801081108210831084108510861087108810891090109110921093109410951096109710981099110011011102110311041105110611071108110911101111111211131114111511161117111811191120112111221123112411251126112711281129113011311132113311341135113611371138113911401141114211431144114511461147114811491150115111521153115411551156115711581159116011611162116311641165116611671168116911701171117211731174117511761177117811791180118111821183118411851186118711881189119011911192119311941195119611971198119912001201120212031204120512061207120812091210121112121213121412151216121712181219122012211222122312241225122612271228122912301231123212331234123512361237123812391240124112421243124412451246124712481249125012511252125312541255125612571258125912601261126212631264126512661267126812691270127112721273127412751276127712781279128012811282128312841285128612871288128912901291129212931294129512961297129812991300130113021303130413051306130713081309131013111312131313141315131613171318131913201321132213231324132513261327132813291330133113321333133413351336133713381339134013411342134313441345134613471348134913501351135213531354135513561357135813591360136113621363136413651366136713681369137013711372137313741375137613771378137913801381138213831384138513861387138813891390139113921393139413951396139713981399140014011402140314041405140614071408140914101411141214131414141514161417141814191420142114221423142414251426142714281429143014311432143314341435143614371438143914401441144214431444144514461447144814491450145114521453145414551456145714581459146014611462146314641465146614671468146914701471147214731474147514761477147814791480148114821483148414851486148714881489149014911492149314941495149614971498149915001501150215031504150515061507150815091510151115121513151415151516151715181519152015211522152315241525152615271528152915301531153215331534153515361537153815391540154115421543154415451546154715481549155015511552155315541555155615571558155915601561156215631564156515661567156815691570157115721573157415751576157715781579158015811582158315841585158615871588158915901591159215931594159515961597159815991600160116021603160416051606160716081609161016111612161316141615161616171618161916201621162216231624162516261627162816291630163116321633163416351636163716381639164016411642164316441645164616471648164916501651165216531654165516561657165816591660166116621663166416651666166716681669167016711672167316741675167616771678167916801681168216831684168516861687168816891690169116921693169416951696169716981699170017011702170317041705170617071708170917101711171217131714171517161717171817191720172117221723172417251726172717281729173017311732173317341735173617371738173917401741174217431744174517461747174817491750175117521753175417551756175717581759176017611762176317641765176617671768176917701771177217731774177517761777177817791780178117821783178417851786178717881789179017911792179317941795179617971798179918001801180218031804180518061807180818091810181118121813181418151816181718181819182018211822182318241825182618271828182918301831183218331834183518361837183818391840184118421843184418451846184718481849185018511852185318541855185618571858185918601861186218631864186518661867186818691870187118721873187418751876187718781879188018811882188318841885188618871888188918901891189218931894189518961897189818991900190119021903190419051906190719081909191019111912191319141915191619171918191919201921192219231924192519261927192819291930193119321933193419351936193719381939194019411942194319441945194619471948194919501951195219531954195519561957195819591960196119621963196419651966196719681969197019711972197319741975197619771978197919801981198219831984198519861987198819891990
  1. /*
  2. * Copyright (C) 2005 - 2009 ServerEngines
  3. * All rights reserved.
  4. *
  5. * This program is free software; you can redistribute it and/or
  6. * modify it under the terms of the GNU General Public License version 2
  7. * as published by the Free Software Foundation. The full GNU General
  8. * Public License is included in this distribution in the file called COPYING.
  9. *
  10. * Contact Information:
  11. * linux-drivers@serverengines.com
  12. *
  13. * ServerEngines
  14. * 209 N. Fair Oaks Ave
  15. * Sunnyvale, CA 94085
  16. */
  17. #include "be.h"
  18. #include <asm/div64.h>
  19. MODULE_VERSION(DRV_VER);
  20. MODULE_DEVICE_TABLE(pci, be_dev_ids);
  21. MODULE_DESCRIPTION(DRV_DESC " " DRV_VER);
  22. MODULE_AUTHOR("ServerEngines Corporation");
  23. MODULE_LICENSE("GPL");
  24. static unsigned int rx_frag_size = 2048;
  25. module_param(rx_frag_size, uint, S_IRUGO);
  26. MODULE_PARM_DESC(rx_frag_size, "Size of a fragment that holds rcvd data.");
  27. static DEFINE_PCI_DEVICE_TABLE(be_dev_ids) = {
  28. { PCI_DEVICE(BE_VENDOR_ID, BE_DEVICE_ID1) },
  29. { PCI_DEVICE(BE_VENDOR_ID, OC_DEVICE_ID1) },
  30. { PCI_DEVICE(BE_VENDOR_ID, OC_DEVICE_ID2) },
  31. { 0 }
  32. };
  33. MODULE_DEVICE_TABLE(pci, be_dev_ids);
  34. static void be_queue_free(struct be_adapter *adapter, struct be_queue_info *q)
  35. {
  36. struct be_dma_mem *mem = &q->dma_mem;
  37. if (mem->va)
  38. pci_free_consistent(adapter->pdev, mem->size,
  39. mem->va, mem->dma);
  40. }
  41. static int be_queue_alloc(struct be_adapter *adapter, struct be_queue_info *q,
  42. u16 len, u16 entry_size)
  43. {
  44. struct be_dma_mem *mem = &q->dma_mem;
  45. memset(q, 0, sizeof(*q));
  46. q->len = len;
  47. q->entry_size = entry_size;
  48. mem->size = len * entry_size;
  49. mem->va = pci_alloc_consistent(adapter->pdev, mem->size, &mem->dma);
  50. if (!mem->va)
  51. return -1;
  52. memset(mem->va, 0, mem->size);
  53. return 0;
  54. }
  55. static inline void *queue_head_node(struct be_queue_info *q)
  56. {
  57. return q->dma_mem.va + q->head * q->entry_size;
  58. }
  59. static inline void *queue_tail_node(struct be_queue_info *q)
  60. {
  61. return q->dma_mem.va + q->tail * q->entry_size;
  62. }
  63. static inline void queue_head_inc(struct be_queue_info *q)
  64. {
  65. index_inc(&q->head, q->len);
  66. }
  67. static inline void queue_tail_inc(struct be_queue_info *q)
  68. {
  69. index_inc(&q->tail, q->len);
  70. }
  71. static void be_intr_set(struct be_ctrl_info *ctrl, bool enable)
  72. {
  73. u8 __iomem *addr = ctrl->pcicfg + PCICFG_MEMBAR_CTRL_INT_CTRL_OFFSET;
  74. u32 reg = ioread32(addr);
  75. u32 enabled = reg & MEMBAR_CTRL_INT_CTRL_HOSTINTR_MASK;
  76. if (!enabled && enable) {
  77. reg |= MEMBAR_CTRL_INT_CTRL_HOSTINTR_MASK;
  78. } else if (enabled && !enable) {
  79. reg &= ~MEMBAR_CTRL_INT_CTRL_HOSTINTR_MASK;
  80. } else {
  81. printk(KERN_WARNING DRV_NAME
  82. ": bad value in membar_int_ctrl reg=0x%x\n", reg);
  83. return;
  84. }
  85. iowrite32(reg, addr);
  86. }
  87. static void be_rxq_notify(struct be_ctrl_info *ctrl, u16 qid, u16 posted)
  88. {
  89. u32 val = 0;
  90. val |= qid & DB_RQ_RING_ID_MASK;
  91. val |= posted << DB_RQ_NUM_POSTED_SHIFT;
  92. iowrite32(val, ctrl->db + DB_RQ_OFFSET);
  93. }
  94. static void be_txq_notify(struct be_ctrl_info *ctrl, u16 qid, u16 posted)
  95. {
  96. u32 val = 0;
  97. val |= qid & DB_TXULP_RING_ID_MASK;
  98. val |= (posted & DB_TXULP_NUM_POSTED_MASK) << DB_TXULP_NUM_POSTED_SHIFT;
  99. iowrite32(val, ctrl->db + DB_TXULP1_OFFSET);
  100. }
  101. static void be_eq_notify(struct be_ctrl_info *ctrl, u16 qid,
  102. bool arm, bool clear_int, u16 num_popped)
  103. {
  104. u32 val = 0;
  105. val |= qid & DB_EQ_RING_ID_MASK;
  106. if (arm)
  107. val |= 1 << DB_EQ_REARM_SHIFT;
  108. if (clear_int)
  109. val |= 1 << DB_EQ_CLR_SHIFT;
  110. val |= 1 << DB_EQ_EVNT_SHIFT;
  111. val |= num_popped << DB_EQ_NUM_POPPED_SHIFT;
  112. iowrite32(val, ctrl->db + DB_EQ_OFFSET);
  113. }
  114. static void be_cq_notify(struct be_ctrl_info *ctrl, u16 qid,
  115. bool arm, u16 num_popped)
  116. {
  117. u32 val = 0;
  118. val |= qid & DB_CQ_RING_ID_MASK;
  119. if (arm)
  120. val |= 1 << DB_CQ_REARM_SHIFT;
  121. val |= num_popped << DB_CQ_NUM_POPPED_SHIFT;
  122. iowrite32(val, ctrl->db + DB_CQ_OFFSET);
  123. }
  124. static int be_mac_addr_set(struct net_device *netdev, void *p)
  125. {
  126. struct be_adapter *adapter = netdev_priv(netdev);
  127. struct sockaddr *addr = p;
  128. int status = 0;
  129. if (netif_running(netdev)) {
  130. status = be_cmd_pmac_del(&adapter->ctrl, adapter->if_handle,
  131. adapter->pmac_id);
  132. if (status)
  133. return status;
  134. status = be_cmd_pmac_add(&adapter->ctrl, (u8 *)addr->sa_data,
  135. adapter->if_handle, &adapter->pmac_id);
  136. }
  137. if (!status)
  138. memcpy(netdev->dev_addr, addr->sa_data, netdev->addr_len);
  139. return status;
  140. }
  141. static void netdev_stats_update(struct be_adapter *adapter)
  142. {
  143. struct be_hw_stats *hw_stats = hw_stats_from_cmd(adapter->stats.cmd.va);
  144. struct be_rxf_stats *rxf_stats = &hw_stats->rxf;
  145. struct be_port_rxf_stats *port_stats =
  146. &rxf_stats->port[adapter->port_num];
  147. struct net_device_stats *dev_stats = &adapter->stats.net_stats;
  148. struct be_erx_stats *erx_stats = &hw_stats->erx;
  149. dev_stats->rx_packets = port_stats->rx_total_frames;
  150. dev_stats->tx_packets = port_stats->tx_unicastframes +
  151. port_stats->tx_multicastframes + port_stats->tx_broadcastframes;
  152. dev_stats->rx_bytes = (u64) port_stats->rx_bytes_msd << 32 |
  153. (u64) port_stats->rx_bytes_lsd;
  154. dev_stats->tx_bytes = (u64) port_stats->tx_bytes_msd << 32 |
  155. (u64) port_stats->tx_bytes_lsd;
  156. /* bad pkts received */
  157. dev_stats->rx_errors = port_stats->rx_crc_errors +
  158. port_stats->rx_alignment_symbol_errors +
  159. port_stats->rx_in_range_errors +
  160. port_stats->rx_out_range_errors +
  161. port_stats->rx_frame_too_long +
  162. port_stats->rx_dropped_too_small +
  163. port_stats->rx_dropped_too_short +
  164. port_stats->rx_dropped_header_too_small +
  165. port_stats->rx_dropped_tcp_length +
  166. port_stats->rx_dropped_runt +
  167. port_stats->rx_tcp_checksum_errs +
  168. port_stats->rx_ip_checksum_errs +
  169. port_stats->rx_udp_checksum_errs;
  170. /* no space in linux buffers: best possible approximation */
  171. dev_stats->rx_dropped = erx_stats->rx_drops_no_fragments[0];
  172. /* detailed rx errors */
  173. dev_stats->rx_length_errors = port_stats->rx_in_range_errors +
  174. port_stats->rx_out_range_errors +
  175. port_stats->rx_frame_too_long;
  176. /* receive ring buffer overflow */
  177. dev_stats->rx_over_errors = 0;
  178. dev_stats->rx_crc_errors = port_stats->rx_crc_errors;
  179. /* frame alignment errors */
  180. dev_stats->rx_frame_errors = port_stats->rx_alignment_symbol_errors;
  181. /* receiver fifo overrun */
  182. /* drops_no_pbuf is no per i/f, it's per BE card */
  183. dev_stats->rx_fifo_errors = port_stats->rx_fifo_overflow +
  184. port_stats->rx_input_fifo_overflow +
  185. rxf_stats->rx_drops_no_pbuf;
  186. /* receiver missed packetd */
  187. dev_stats->rx_missed_errors = 0;
  188. /* packet transmit problems */
  189. dev_stats->tx_errors = 0;
  190. /* no space available in linux */
  191. dev_stats->tx_dropped = 0;
  192. dev_stats->multicast = port_stats->tx_multicastframes;
  193. dev_stats->collisions = 0;
  194. /* detailed tx_errors */
  195. dev_stats->tx_aborted_errors = 0;
  196. dev_stats->tx_carrier_errors = 0;
  197. dev_stats->tx_fifo_errors = 0;
  198. dev_stats->tx_heartbeat_errors = 0;
  199. dev_stats->tx_window_errors = 0;
  200. }
  201. static void be_link_status_update(struct be_adapter *adapter)
  202. {
  203. struct be_link_info *prev = &adapter->link;
  204. struct be_link_info now = { 0 };
  205. struct net_device *netdev = adapter->netdev;
  206. be_cmd_link_status_query(&adapter->ctrl, &now);
  207. /* If link came up or went down */
  208. if (now.speed != prev->speed && (now.speed == PHY_LINK_SPEED_ZERO ||
  209. prev->speed == PHY_LINK_SPEED_ZERO)) {
  210. if (now.speed == PHY_LINK_SPEED_ZERO) {
  211. netif_stop_queue(netdev);
  212. netif_carrier_off(netdev);
  213. printk(KERN_INFO "%s: Link down\n", netdev->name);
  214. } else {
  215. netif_start_queue(netdev);
  216. netif_carrier_on(netdev);
  217. printk(KERN_INFO "%s: Link up\n", netdev->name);
  218. }
  219. }
  220. *prev = now;
  221. }
  222. /* Update the EQ delay n BE based on the RX frags consumed / sec */
  223. static void be_rx_eqd_update(struct be_adapter *adapter)
  224. {
  225. struct be_ctrl_info *ctrl = &adapter->ctrl;
  226. struct be_eq_obj *rx_eq = &adapter->rx_eq;
  227. struct be_drvr_stats *stats = &adapter->stats.drvr_stats;
  228. ulong now = jiffies;
  229. u32 eqd;
  230. if (!rx_eq->enable_aic)
  231. return;
  232. /* Wrapped around */
  233. if (time_before(now, stats->rx_fps_jiffies)) {
  234. stats->rx_fps_jiffies = now;
  235. return;
  236. }
  237. /* Update once a second */
  238. if ((now - stats->rx_fps_jiffies) < HZ)
  239. return;
  240. stats->be_rx_fps = (stats->be_rx_frags - stats->be_prev_rx_frags) /
  241. ((now - stats->rx_fps_jiffies) / HZ);
  242. stats->rx_fps_jiffies = now;
  243. stats->be_prev_rx_frags = stats->be_rx_frags;
  244. eqd = stats->be_rx_fps / 110000;
  245. eqd = eqd << 3;
  246. if (eqd > rx_eq->max_eqd)
  247. eqd = rx_eq->max_eqd;
  248. if (eqd < rx_eq->min_eqd)
  249. eqd = rx_eq->min_eqd;
  250. if (eqd < 10)
  251. eqd = 0;
  252. if (eqd != rx_eq->cur_eqd)
  253. be_cmd_modify_eqd(ctrl, rx_eq->q.id, eqd);
  254. rx_eq->cur_eqd = eqd;
  255. }
  256. static struct net_device_stats *be_get_stats(struct net_device *dev)
  257. {
  258. struct be_adapter *adapter = netdev_priv(dev);
  259. return &adapter->stats.net_stats;
  260. }
  261. static u32 be_calc_rate(u64 bytes, unsigned long ticks)
  262. {
  263. u64 rate = bytes;
  264. do_div(rate, ticks / HZ);
  265. rate <<= 3; /* bytes/sec -> bits/sec */
  266. do_div(rate, 1000000ul); /* MB/Sec */
  267. return rate;
  268. }
  269. static void be_tx_rate_update(struct be_adapter *adapter)
  270. {
  271. struct be_drvr_stats *stats = drvr_stats(adapter);
  272. ulong now = jiffies;
  273. /* Wrapped around? */
  274. if (time_before(now, stats->be_tx_jiffies)) {
  275. stats->be_tx_jiffies = now;
  276. return;
  277. }
  278. /* Update tx rate once in two seconds */
  279. if ((now - stats->be_tx_jiffies) > 2 * HZ) {
  280. stats->be_tx_rate = be_calc_rate(stats->be_tx_bytes
  281. - stats->be_tx_bytes_prev,
  282. now - stats->be_tx_jiffies);
  283. stats->be_tx_jiffies = now;
  284. stats->be_tx_bytes_prev = stats->be_tx_bytes;
  285. }
  286. }
  287. static void be_tx_stats_update(struct be_adapter *adapter,
  288. u32 wrb_cnt, u32 copied, bool stopped)
  289. {
  290. struct be_drvr_stats *stats = drvr_stats(adapter);
  291. stats->be_tx_reqs++;
  292. stats->be_tx_wrbs += wrb_cnt;
  293. stats->be_tx_bytes += copied;
  294. if (stopped)
  295. stats->be_tx_stops++;
  296. }
  297. /* Determine number of WRB entries needed to xmit data in an skb */
  298. static u32 wrb_cnt_for_skb(struct sk_buff *skb, bool *dummy)
  299. {
  300. int cnt = (skb->len > skb->data_len);
  301. cnt += skb_shinfo(skb)->nr_frags;
  302. /* to account for hdr wrb */
  303. cnt++;
  304. if (cnt & 1) {
  305. /* add a dummy to make it an even num */
  306. cnt++;
  307. *dummy = true;
  308. } else
  309. *dummy = false;
  310. BUG_ON(cnt > BE_MAX_TX_FRAG_COUNT);
  311. return cnt;
  312. }
  313. static inline void wrb_fill(struct be_eth_wrb *wrb, u64 addr, int len)
  314. {
  315. wrb->frag_pa_hi = upper_32_bits(addr);
  316. wrb->frag_pa_lo = addr & 0xFFFFFFFF;
  317. wrb->frag_len = len & ETH_WRB_FRAG_LEN_MASK;
  318. }
  319. static void wrb_fill_hdr(struct be_eth_hdr_wrb *hdr, struct sk_buff *skb,
  320. bool vlan, u32 wrb_cnt, u32 len)
  321. {
  322. memset(hdr, 0, sizeof(*hdr));
  323. AMAP_SET_BITS(struct amap_eth_hdr_wrb, crc, hdr, 1);
  324. if (skb_shinfo(skb)->gso_segs > 1 && skb_shinfo(skb)->gso_size) {
  325. AMAP_SET_BITS(struct amap_eth_hdr_wrb, lso, hdr, 1);
  326. AMAP_SET_BITS(struct amap_eth_hdr_wrb, lso_mss,
  327. hdr, skb_shinfo(skb)->gso_size);
  328. } else if (skb->ip_summed == CHECKSUM_PARTIAL) {
  329. if (is_tcp_pkt(skb))
  330. AMAP_SET_BITS(struct amap_eth_hdr_wrb, tcpcs, hdr, 1);
  331. else if (is_udp_pkt(skb))
  332. AMAP_SET_BITS(struct amap_eth_hdr_wrb, udpcs, hdr, 1);
  333. }
  334. if (vlan && vlan_tx_tag_present(skb)) {
  335. AMAP_SET_BITS(struct amap_eth_hdr_wrb, vlan, hdr, 1);
  336. AMAP_SET_BITS(struct amap_eth_hdr_wrb, vlan_tag,
  337. hdr, vlan_tx_tag_get(skb));
  338. }
  339. AMAP_SET_BITS(struct amap_eth_hdr_wrb, event, hdr, 1);
  340. AMAP_SET_BITS(struct amap_eth_hdr_wrb, complete, hdr, 1);
  341. AMAP_SET_BITS(struct amap_eth_hdr_wrb, num_wrb, hdr, wrb_cnt);
  342. AMAP_SET_BITS(struct amap_eth_hdr_wrb, len, hdr, len);
  343. }
  344. static int make_tx_wrbs(struct be_adapter *adapter,
  345. struct sk_buff *skb, u32 wrb_cnt, bool dummy_wrb)
  346. {
  347. u64 busaddr;
  348. u32 i, copied = 0;
  349. struct pci_dev *pdev = adapter->pdev;
  350. struct sk_buff *first_skb = skb;
  351. struct be_queue_info *txq = &adapter->tx_obj.q;
  352. struct be_eth_wrb *wrb;
  353. struct be_eth_hdr_wrb *hdr;
  354. atomic_add(wrb_cnt, &txq->used);
  355. hdr = queue_head_node(txq);
  356. queue_head_inc(txq);
  357. if (skb->len > skb->data_len) {
  358. int len = skb->len - skb->data_len;
  359. busaddr = pci_map_single(pdev, skb->data, len,
  360. PCI_DMA_TODEVICE);
  361. wrb = queue_head_node(txq);
  362. wrb_fill(wrb, busaddr, len);
  363. be_dws_cpu_to_le(wrb, sizeof(*wrb));
  364. queue_head_inc(txq);
  365. copied += len;
  366. }
  367. for (i = 0; i < skb_shinfo(skb)->nr_frags; i++) {
  368. struct skb_frag_struct *frag =
  369. &skb_shinfo(skb)->frags[i];
  370. busaddr = pci_map_page(pdev, frag->page,
  371. frag->page_offset,
  372. frag->size, PCI_DMA_TODEVICE);
  373. wrb = queue_head_node(txq);
  374. wrb_fill(wrb, busaddr, frag->size);
  375. be_dws_cpu_to_le(wrb, sizeof(*wrb));
  376. queue_head_inc(txq);
  377. copied += frag->size;
  378. }
  379. if (dummy_wrb) {
  380. wrb = queue_head_node(txq);
  381. wrb_fill(wrb, 0, 0);
  382. be_dws_cpu_to_le(wrb, sizeof(*wrb));
  383. queue_head_inc(txq);
  384. }
  385. wrb_fill_hdr(hdr, first_skb, adapter->vlan_grp ? true : false,
  386. wrb_cnt, copied);
  387. be_dws_cpu_to_le(hdr, sizeof(*hdr));
  388. return copied;
  389. }
  390. static int be_xmit(struct sk_buff *skb, struct net_device *netdev)
  391. {
  392. struct be_adapter *adapter = netdev_priv(netdev);
  393. struct be_tx_obj *tx_obj = &adapter->tx_obj;
  394. struct be_queue_info *txq = &tx_obj->q;
  395. u32 wrb_cnt = 0, copied = 0;
  396. u32 start = txq->head;
  397. bool dummy_wrb, stopped = false;
  398. wrb_cnt = wrb_cnt_for_skb(skb, &dummy_wrb);
  399. copied = make_tx_wrbs(adapter, skb, wrb_cnt, dummy_wrb);
  400. /* record the sent skb in the sent_skb table */
  401. BUG_ON(tx_obj->sent_skb_list[start]);
  402. tx_obj->sent_skb_list[start] = skb;
  403. /* Ensure that txq has space for the next skb; Else stop the queue
  404. * *BEFORE* ringing the tx doorbell, so that we serialze the
  405. * tx compls of the current transmit which'll wake up the queue
  406. */
  407. if ((BE_MAX_TX_FRAG_COUNT + atomic_read(&txq->used)) >= txq->len) {
  408. netif_stop_queue(netdev);
  409. stopped = true;
  410. }
  411. be_txq_notify(&adapter->ctrl, txq->id, wrb_cnt);
  412. be_tx_stats_update(adapter, wrb_cnt, copied, stopped);
  413. return NETDEV_TX_OK;
  414. }
  415. static int be_change_mtu(struct net_device *netdev, int new_mtu)
  416. {
  417. struct be_adapter *adapter = netdev_priv(netdev);
  418. if (new_mtu < BE_MIN_MTU ||
  419. new_mtu > BE_MAX_JUMBO_FRAME_SIZE) {
  420. dev_info(&adapter->pdev->dev,
  421. "MTU must be between %d and %d bytes\n",
  422. BE_MIN_MTU, BE_MAX_JUMBO_FRAME_SIZE);
  423. return -EINVAL;
  424. }
  425. dev_info(&adapter->pdev->dev, "MTU changed from %d to %d bytes\n",
  426. netdev->mtu, new_mtu);
  427. netdev->mtu = new_mtu;
  428. return 0;
  429. }
  430. /*
  431. * if there are BE_NUM_VLANS_SUPPORTED or lesser number of VLANS configured,
  432. * program them in BE. If more than BE_NUM_VLANS_SUPPORTED are configured,
  433. * set the BE in promiscuous VLAN mode.
  434. */
  435. static void be_vid_config(struct net_device *netdev)
  436. {
  437. struct be_adapter *adapter = netdev_priv(netdev);
  438. u16 vtag[BE_NUM_VLANS_SUPPORTED];
  439. u16 ntags = 0, i;
  440. if (adapter->num_vlans <= BE_NUM_VLANS_SUPPORTED) {
  441. /* Construct VLAN Table to give to HW */
  442. for (i = 0; i < VLAN_GROUP_ARRAY_LEN; i++) {
  443. if (adapter->vlan_tag[i]) {
  444. vtag[ntags] = cpu_to_le16(i);
  445. ntags++;
  446. }
  447. }
  448. be_cmd_vlan_config(&adapter->ctrl, adapter->if_handle,
  449. vtag, ntags, 1, 0);
  450. } else {
  451. be_cmd_vlan_config(&adapter->ctrl, adapter->if_handle,
  452. NULL, 0, 1, 1);
  453. }
  454. }
  455. static void be_vlan_register(struct net_device *netdev, struct vlan_group *grp)
  456. {
  457. struct be_adapter *adapter = netdev_priv(netdev);
  458. struct be_eq_obj *rx_eq = &adapter->rx_eq;
  459. struct be_eq_obj *tx_eq = &adapter->tx_eq;
  460. struct be_ctrl_info *ctrl = &adapter->ctrl;
  461. be_eq_notify(ctrl, rx_eq->q.id, false, false, 0);
  462. be_eq_notify(ctrl, tx_eq->q.id, false, false, 0);
  463. adapter->vlan_grp = grp;
  464. be_eq_notify(ctrl, rx_eq->q.id, true, false, 0);
  465. be_eq_notify(ctrl, tx_eq->q.id, true, false, 0);
  466. }
  467. static void be_vlan_add_vid(struct net_device *netdev, u16 vid)
  468. {
  469. struct be_adapter *adapter = netdev_priv(netdev);
  470. adapter->num_vlans++;
  471. adapter->vlan_tag[vid] = 1;
  472. be_vid_config(netdev);
  473. }
  474. static void be_vlan_rem_vid(struct net_device *netdev, u16 vid)
  475. {
  476. struct be_adapter *adapter = netdev_priv(netdev);
  477. adapter->num_vlans--;
  478. adapter->vlan_tag[vid] = 0;
  479. vlan_group_set_device(adapter->vlan_grp, vid, NULL);
  480. be_vid_config(netdev);
  481. }
  482. static void be_set_multicast_filter(struct net_device *netdev)
  483. {
  484. struct be_adapter *adapter = netdev_priv(netdev);
  485. struct dev_mc_list *mc_ptr;
  486. u8 mac_addr[32][ETH_ALEN];
  487. int i = 0;
  488. if (netdev->flags & IFF_ALLMULTI) {
  489. /* set BE in Multicast promiscuous */
  490. be_cmd_mcast_mac_set(&adapter->ctrl,
  491. adapter->if_handle, NULL, 0, true);
  492. return;
  493. }
  494. for (mc_ptr = netdev->mc_list; mc_ptr; mc_ptr = mc_ptr->next) {
  495. memcpy(&mac_addr[i][0], mc_ptr->dmi_addr, ETH_ALEN);
  496. if (++i >= 32) {
  497. be_cmd_mcast_mac_set(&adapter->ctrl,
  498. adapter->if_handle, &mac_addr[0][0], i, false);
  499. i = 0;
  500. }
  501. }
  502. if (i) {
  503. /* reset the promiscuous mode also. */
  504. be_cmd_mcast_mac_set(&adapter->ctrl,
  505. adapter->if_handle, &mac_addr[0][0], i, false);
  506. }
  507. }
  508. static void be_set_multicast_list(struct net_device *netdev)
  509. {
  510. struct be_adapter *adapter = netdev_priv(netdev);
  511. if (netdev->flags & IFF_PROMISC) {
  512. be_cmd_promiscuous_config(&adapter->ctrl, adapter->port_num, 1);
  513. } else {
  514. be_cmd_promiscuous_config(&adapter->ctrl, adapter->port_num, 0);
  515. be_set_multicast_filter(netdev);
  516. }
  517. }
  518. static void be_rx_rate_update(struct be_adapter *adapter)
  519. {
  520. struct be_drvr_stats *stats = drvr_stats(adapter);
  521. ulong now = jiffies;
  522. /* Wrapped around */
  523. if (time_before(now, stats->be_rx_jiffies)) {
  524. stats->be_rx_jiffies = now;
  525. return;
  526. }
  527. /* Update the rate once in two seconds */
  528. if ((now - stats->be_rx_jiffies) < 2 * HZ)
  529. return;
  530. stats->be_rx_rate = be_calc_rate(stats->be_rx_bytes
  531. - stats->be_rx_bytes_prev,
  532. now - stats->be_rx_jiffies);
  533. stats->be_rx_jiffies = now;
  534. stats->be_rx_bytes_prev = stats->be_rx_bytes;
  535. }
  536. static void be_rx_stats_update(struct be_adapter *adapter,
  537. u32 pktsize, u16 numfrags)
  538. {
  539. struct be_drvr_stats *stats = drvr_stats(adapter);
  540. stats->be_rx_compl++;
  541. stats->be_rx_frags += numfrags;
  542. stats->be_rx_bytes += pktsize;
  543. }
  544. static inline bool do_pkt_csum(struct be_eth_rx_compl *rxcp, bool cso)
  545. {
  546. u8 l4_cksm, ip_version, ipcksm, tcpf = 0, udpf = 0, ipv6_chk;
  547. l4_cksm = AMAP_GET_BITS(struct amap_eth_rx_compl, l4_cksm, rxcp);
  548. ipcksm = AMAP_GET_BITS(struct amap_eth_rx_compl, ipcksm, rxcp);
  549. ip_version = AMAP_GET_BITS(struct amap_eth_rx_compl, ip_version, rxcp);
  550. if (ip_version) {
  551. tcpf = AMAP_GET_BITS(struct amap_eth_rx_compl, tcpf, rxcp);
  552. udpf = AMAP_GET_BITS(struct amap_eth_rx_compl, udpf, rxcp);
  553. }
  554. ipv6_chk = (ip_version && (tcpf || udpf));
  555. return ((l4_cksm && ipv6_chk && ipcksm) && cso) ? false : true;
  556. }
  557. static struct be_rx_page_info *
  558. get_rx_page_info(struct be_adapter *adapter, u16 frag_idx)
  559. {
  560. struct be_rx_page_info *rx_page_info;
  561. struct be_queue_info *rxq = &adapter->rx_obj.q;
  562. rx_page_info = &adapter->rx_obj.page_info_tbl[frag_idx];
  563. BUG_ON(!rx_page_info->page);
  564. if (rx_page_info->last_page_user)
  565. pci_unmap_page(adapter->pdev, pci_unmap_addr(rx_page_info, bus),
  566. adapter->big_page_size, PCI_DMA_FROMDEVICE);
  567. atomic_dec(&rxq->used);
  568. return rx_page_info;
  569. }
  570. /* Throwaway the data in the Rx completion */
  571. static void be_rx_compl_discard(struct be_adapter *adapter,
  572. struct be_eth_rx_compl *rxcp)
  573. {
  574. struct be_queue_info *rxq = &adapter->rx_obj.q;
  575. struct be_rx_page_info *page_info;
  576. u16 rxq_idx, i, num_rcvd;
  577. rxq_idx = AMAP_GET_BITS(struct amap_eth_rx_compl, fragndx, rxcp);
  578. num_rcvd = AMAP_GET_BITS(struct amap_eth_rx_compl, numfrags, rxcp);
  579. for (i = 0; i < num_rcvd; i++) {
  580. page_info = get_rx_page_info(adapter, rxq_idx);
  581. put_page(page_info->page);
  582. memset(page_info, 0, sizeof(*page_info));
  583. index_inc(&rxq_idx, rxq->len);
  584. }
  585. }
  586. /*
  587. * skb_fill_rx_data forms a complete skb for an ether frame
  588. * indicated by rxcp.
  589. */
  590. static void skb_fill_rx_data(struct be_adapter *adapter,
  591. struct sk_buff *skb, struct be_eth_rx_compl *rxcp)
  592. {
  593. struct be_queue_info *rxq = &adapter->rx_obj.q;
  594. struct be_rx_page_info *page_info;
  595. u16 rxq_idx, i, num_rcvd;
  596. u32 pktsize, hdr_len, curr_frag_len;
  597. u8 *start;
  598. rxq_idx = AMAP_GET_BITS(struct amap_eth_rx_compl, fragndx, rxcp);
  599. pktsize = AMAP_GET_BITS(struct amap_eth_rx_compl, pktsize, rxcp);
  600. num_rcvd = AMAP_GET_BITS(struct amap_eth_rx_compl, numfrags, rxcp);
  601. page_info = get_rx_page_info(adapter, rxq_idx);
  602. start = page_address(page_info->page) + page_info->page_offset;
  603. prefetch(start);
  604. /* Copy data in the first descriptor of this completion */
  605. curr_frag_len = min(pktsize, rx_frag_size);
  606. /* Copy the header portion into skb_data */
  607. hdr_len = min((u32)BE_HDR_LEN, curr_frag_len);
  608. memcpy(skb->data, start, hdr_len);
  609. skb->len = curr_frag_len;
  610. if (curr_frag_len <= BE_HDR_LEN) { /* tiny packet */
  611. /* Complete packet has now been moved to data */
  612. put_page(page_info->page);
  613. skb->data_len = 0;
  614. skb->tail += curr_frag_len;
  615. } else {
  616. skb_shinfo(skb)->nr_frags = 1;
  617. skb_shinfo(skb)->frags[0].page = page_info->page;
  618. skb_shinfo(skb)->frags[0].page_offset =
  619. page_info->page_offset + hdr_len;
  620. skb_shinfo(skb)->frags[0].size = curr_frag_len - hdr_len;
  621. skb->data_len = curr_frag_len - hdr_len;
  622. skb->tail += hdr_len;
  623. }
  624. memset(page_info, 0, sizeof(*page_info));
  625. if (pktsize <= rx_frag_size) {
  626. BUG_ON(num_rcvd != 1);
  627. goto done;
  628. }
  629. /* More frags present for this completion */
  630. pktsize -= curr_frag_len; /* account for above copied frag */
  631. for (i = 1; i < num_rcvd; i++) {
  632. index_inc(&rxq_idx, rxq->len);
  633. page_info = get_rx_page_info(adapter, rxq_idx);
  634. curr_frag_len = min(pktsize, rx_frag_size);
  635. skb_shinfo(skb)->frags[i].page = page_info->page;
  636. skb_shinfo(skb)->frags[i].page_offset = page_info->page_offset;
  637. skb_shinfo(skb)->frags[i].size = curr_frag_len;
  638. skb->len += curr_frag_len;
  639. skb->data_len += curr_frag_len;
  640. skb_shinfo(skb)->nr_frags++;
  641. pktsize -= curr_frag_len;
  642. memset(page_info, 0, sizeof(*page_info));
  643. }
  644. done:
  645. be_rx_stats_update(adapter, pktsize, num_rcvd);
  646. return;
  647. }
  648. /* Process the RX completion indicated by rxcp when LRO is disabled */
  649. static void be_rx_compl_process(struct be_adapter *adapter,
  650. struct be_eth_rx_compl *rxcp)
  651. {
  652. struct sk_buff *skb;
  653. u32 vtp, vid;
  654. vtp = AMAP_GET_BITS(struct amap_eth_rx_compl, vtp, rxcp);
  655. skb = netdev_alloc_skb(adapter->netdev, BE_HDR_LEN + NET_IP_ALIGN);
  656. if (!skb) {
  657. if (net_ratelimit())
  658. dev_warn(&adapter->pdev->dev, "skb alloc failed\n");
  659. be_rx_compl_discard(adapter, rxcp);
  660. return;
  661. }
  662. skb_reserve(skb, NET_IP_ALIGN);
  663. skb_fill_rx_data(adapter, skb, rxcp);
  664. if (do_pkt_csum(rxcp, adapter->rx_csum))
  665. skb->ip_summed = CHECKSUM_NONE;
  666. else
  667. skb->ip_summed = CHECKSUM_UNNECESSARY;
  668. skb->truesize = skb->len + sizeof(struct sk_buff);
  669. skb->protocol = eth_type_trans(skb, adapter->netdev);
  670. skb->dev = adapter->netdev;
  671. if (vtp) {
  672. if (!adapter->vlan_grp || adapter->num_vlans == 0) {
  673. kfree_skb(skb);
  674. return;
  675. }
  676. vid = AMAP_GET_BITS(struct amap_eth_rx_compl, vlan_tag, rxcp);
  677. vid = be16_to_cpu(vid);
  678. vlan_hwaccel_receive_skb(skb, adapter->vlan_grp, vid);
  679. } else {
  680. netif_receive_skb(skb);
  681. }
  682. adapter->netdev->last_rx = jiffies;
  683. return;
  684. }
  685. /* Process the RX completion indicated by rxcp when LRO is enabled */
  686. static void be_rx_compl_process_lro(struct be_adapter *adapter,
  687. struct be_eth_rx_compl *rxcp)
  688. {
  689. struct be_rx_page_info *page_info;
  690. struct skb_frag_struct rx_frags[BE_MAX_FRAGS_PER_FRAME];
  691. struct be_queue_info *rxq = &adapter->rx_obj.q;
  692. u32 num_rcvd, pkt_size, remaining, vlanf, curr_frag_len;
  693. u16 i, rxq_idx = 0, vid;
  694. num_rcvd = AMAP_GET_BITS(struct amap_eth_rx_compl, numfrags, rxcp);
  695. pkt_size = AMAP_GET_BITS(struct amap_eth_rx_compl, pktsize, rxcp);
  696. vlanf = AMAP_GET_BITS(struct amap_eth_rx_compl, vtp, rxcp);
  697. rxq_idx = AMAP_GET_BITS(struct amap_eth_rx_compl, fragndx, rxcp);
  698. remaining = pkt_size;
  699. for (i = 0; i < num_rcvd; i++) {
  700. page_info = get_rx_page_info(adapter, rxq_idx);
  701. curr_frag_len = min(remaining, rx_frag_size);
  702. rx_frags[i].page = page_info->page;
  703. rx_frags[i].page_offset = page_info->page_offset;
  704. rx_frags[i].size = curr_frag_len;
  705. remaining -= curr_frag_len;
  706. index_inc(&rxq_idx, rxq->len);
  707. memset(page_info, 0, sizeof(*page_info));
  708. }
  709. if (likely(!vlanf)) {
  710. lro_receive_frags(&adapter->rx_obj.lro_mgr, rx_frags, pkt_size,
  711. pkt_size, NULL, 0);
  712. } else {
  713. vid = AMAP_GET_BITS(struct amap_eth_rx_compl, vlan_tag, rxcp);
  714. vid = be16_to_cpu(vid);
  715. if (!adapter->vlan_grp || adapter->num_vlans == 0)
  716. return;
  717. lro_vlan_hwaccel_receive_frags(&adapter->rx_obj.lro_mgr,
  718. rx_frags, pkt_size, pkt_size, adapter->vlan_grp,
  719. vid, NULL, 0);
  720. }
  721. be_rx_stats_update(adapter, pkt_size, num_rcvd);
  722. return;
  723. }
  724. static struct be_eth_rx_compl *be_rx_compl_get(struct be_adapter *adapter)
  725. {
  726. struct be_eth_rx_compl *rxcp = queue_tail_node(&adapter->rx_obj.cq);
  727. if (rxcp->dw[offsetof(struct amap_eth_rx_compl, valid) / 32] == 0)
  728. return NULL;
  729. be_dws_le_to_cpu(rxcp, sizeof(*rxcp));
  730. queue_tail_inc(&adapter->rx_obj.cq);
  731. return rxcp;
  732. }
  733. /* To reset the valid bit, we need to reset the whole word as
  734. * when walking the queue the valid entries are little-endian
  735. * and invalid entries are host endian
  736. */
  737. static inline void be_rx_compl_reset(struct be_eth_rx_compl *rxcp)
  738. {
  739. rxcp->dw[offsetof(struct amap_eth_rx_compl, valid) / 32] = 0;
  740. }
  741. static inline struct page *be_alloc_pages(u32 size)
  742. {
  743. gfp_t alloc_flags = GFP_ATOMIC;
  744. u32 order = get_order(size);
  745. if (order > 0)
  746. alloc_flags |= __GFP_COMP;
  747. return alloc_pages(alloc_flags, order);
  748. }
  749. /*
  750. * Allocate a page, split it to fragments of size rx_frag_size and post as
  751. * receive buffers to BE
  752. */
  753. static void be_post_rx_frags(struct be_adapter *adapter)
  754. {
  755. struct be_rx_page_info *page_info_tbl = adapter->rx_obj.page_info_tbl;
  756. struct be_rx_page_info *page_info = NULL;
  757. struct be_queue_info *rxq = &adapter->rx_obj.q;
  758. struct page *pagep = NULL;
  759. struct be_eth_rx_d *rxd;
  760. u64 page_dmaaddr = 0, frag_dmaaddr;
  761. u32 posted, page_offset = 0;
  762. page_info = &page_info_tbl[rxq->head];
  763. for (posted = 0; posted < MAX_RX_POST && !page_info->page; posted++) {
  764. if (!pagep) {
  765. pagep = be_alloc_pages(adapter->big_page_size);
  766. if (unlikely(!pagep)) {
  767. drvr_stats(adapter)->be_ethrx_post_fail++;
  768. break;
  769. }
  770. page_dmaaddr = pci_map_page(adapter->pdev, pagep, 0,
  771. adapter->big_page_size,
  772. PCI_DMA_FROMDEVICE);
  773. page_info->page_offset = 0;
  774. } else {
  775. get_page(pagep);
  776. page_info->page_offset = page_offset + rx_frag_size;
  777. }
  778. page_offset = page_info->page_offset;
  779. page_info->page = pagep;
  780. pci_unmap_addr_set(page_info, bus, page_dmaaddr);
  781. frag_dmaaddr = page_dmaaddr + page_info->page_offset;
  782. rxd = queue_head_node(rxq);
  783. rxd->fragpa_lo = cpu_to_le32(frag_dmaaddr & 0xFFFFFFFF);
  784. rxd->fragpa_hi = cpu_to_le32(upper_32_bits(frag_dmaaddr));
  785. queue_head_inc(rxq);
  786. /* Any space left in the current big page for another frag? */
  787. if ((page_offset + rx_frag_size + rx_frag_size) >
  788. adapter->big_page_size) {
  789. pagep = NULL;
  790. page_info->last_page_user = true;
  791. }
  792. page_info = &page_info_tbl[rxq->head];
  793. }
  794. if (pagep)
  795. page_info->last_page_user = true;
  796. if (posted) {
  797. atomic_add(posted, &rxq->used);
  798. be_rxq_notify(&adapter->ctrl, rxq->id, posted);
  799. } else if (atomic_read(&rxq->used) == 0) {
  800. /* Let be_worker replenish when memory is available */
  801. adapter->rx_post_starved = true;
  802. }
  803. return;
  804. }
  805. static struct be_eth_tx_compl *
  806. be_tx_compl_get(struct be_adapter *adapter)
  807. {
  808. struct be_queue_info *tx_cq = &adapter->tx_obj.cq;
  809. struct be_eth_tx_compl *txcp = queue_tail_node(tx_cq);
  810. if (txcp->dw[offsetof(struct amap_eth_tx_compl, valid) / 32] == 0)
  811. return NULL;
  812. be_dws_le_to_cpu(txcp, sizeof(*txcp));
  813. txcp->dw[offsetof(struct amap_eth_tx_compl, valid) / 32] = 0;
  814. queue_tail_inc(tx_cq);
  815. return txcp;
  816. }
  817. static void be_tx_compl_process(struct be_adapter *adapter, u16 last_index)
  818. {
  819. struct be_queue_info *txq = &adapter->tx_obj.q;
  820. struct be_eth_wrb *wrb;
  821. struct sk_buff **sent_skbs = adapter->tx_obj.sent_skb_list;
  822. struct sk_buff *sent_skb;
  823. u64 busaddr;
  824. u16 cur_index, num_wrbs = 0;
  825. cur_index = txq->tail;
  826. sent_skb = sent_skbs[cur_index];
  827. BUG_ON(!sent_skb);
  828. sent_skbs[cur_index] = NULL;
  829. do {
  830. cur_index = txq->tail;
  831. wrb = queue_tail_node(txq);
  832. be_dws_le_to_cpu(wrb, sizeof(*wrb));
  833. busaddr = ((u64)wrb->frag_pa_hi << 32) | (u64)wrb->frag_pa_lo;
  834. if (busaddr != 0) {
  835. pci_unmap_single(adapter->pdev, busaddr,
  836. wrb->frag_len, PCI_DMA_TODEVICE);
  837. }
  838. num_wrbs++;
  839. queue_tail_inc(txq);
  840. } while (cur_index != last_index);
  841. atomic_sub(num_wrbs, &txq->used);
  842. kfree_skb(sent_skb);
  843. }
  844. static void be_rx_q_clean(struct be_adapter *adapter)
  845. {
  846. struct be_rx_page_info *page_info;
  847. struct be_queue_info *rxq = &adapter->rx_obj.q;
  848. struct be_queue_info *rx_cq = &adapter->rx_obj.cq;
  849. struct be_eth_rx_compl *rxcp;
  850. u16 tail;
  851. /* First cleanup pending rx completions */
  852. while ((rxcp = be_rx_compl_get(adapter)) != NULL) {
  853. be_rx_compl_discard(adapter, rxcp);
  854. be_rx_compl_reset(rxcp);
  855. be_cq_notify(&adapter->ctrl, rx_cq->id, true, 1);
  856. }
  857. /* Then free posted rx buffer that were not used */
  858. tail = (rxq->head + rxq->len - atomic_read(&rxq->used)) % rxq->len;
  859. for (; tail != rxq->head; index_inc(&tail, rxq->len)) {
  860. page_info = get_rx_page_info(adapter, tail);
  861. put_page(page_info->page);
  862. memset(page_info, 0, sizeof(*page_info));
  863. }
  864. BUG_ON(atomic_read(&rxq->used));
  865. }
  866. static void be_tx_q_clean(struct be_adapter *adapter)
  867. {
  868. struct sk_buff **sent_skbs = adapter->tx_obj.sent_skb_list;
  869. struct sk_buff *sent_skb;
  870. struct be_queue_info *txq = &adapter->tx_obj.q;
  871. u16 last_index;
  872. bool dummy_wrb;
  873. while (atomic_read(&txq->used)) {
  874. sent_skb = sent_skbs[txq->tail];
  875. last_index = txq->tail;
  876. index_adv(&last_index,
  877. wrb_cnt_for_skb(sent_skb, &dummy_wrb) - 1, txq->len);
  878. be_tx_compl_process(adapter, last_index);
  879. }
  880. }
  881. static void be_tx_queues_destroy(struct be_adapter *adapter)
  882. {
  883. struct be_queue_info *q;
  884. q = &adapter->tx_obj.q;
  885. if (q->created) {
  886. be_cmd_q_destroy(&adapter->ctrl, q, QTYPE_TXQ);
  887. /* No more tx completions can be rcvd now; clean up if there
  888. * are any pending completions or pending tx requests */
  889. be_tx_q_clean(adapter);
  890. }
  891. be_queue_free(adapter, q);
  892. q = &adapter->tx_obj.cq;
  893. if (q->created)
  894. be_cmd_q_destroy(&adapter->ctrl, q, QTYPE_CQ);
  895. be_queue_free(adapter, q);
  896. q = &adapter->tx_eq.q;
  897. if (q->created)
  898. be_cmd_q_destroy(&adapter->ctrl, q, QTYPE_EQ);
  899. be_queue_free(adapter, q);
  900. }
  901. static int be_tx_queues_create(struct be_adapter *adapter)
  902. {
  903. struct be_queue_info *eq, *q, *cq;
  904. adapter->tx_eq.max_eqd = 0;
  905. adapter->tx_eq.min_eqd = 0;
  906. adapter->tx_eq.cur_eqd = 96;
  907. adapter->tx_eq.enable_aic = false;
  908. /* Alloc Tx Event queue */
  909. eq = &adapter->tx_eq.q;
  910. if (be_queue_alloc(adapter, eq, EVNT_Q_LEN, sizeof(struct be_eq_entry)))
  911. return -1;
  912. /* Ask BE to create Tx Event queue */
  913. if (be_cmd_eq_create(&adapter->ctrl, eq, adapter->tx_eq.cur_eqd))
  914. goto tx_eq_free;
  915. /* Alloc TX eth compl queue */
  916. cq = &adapter->tx_obj.cq;
  917. if (be_queue_alloc(adapter, cq, TX_CQ_LEN,
  918. sizeof(struct be_eth_tx_compl)))
  919. goto tx_eq_destroy;
  920. /* Ask BE to create Tx eth compl queue */
  921. if (be_cmd_cq_create(&adapter->ctrl, cq, eq, false, false, 3))
  922. goto tx_cq_free;
  923. /* Alloc TX eth queue */
  924. q = &adapter->tx_obj.q;
  925. if (be_queue_alloc(adapter, q, TX_Q_LEN, sizeof(struct be_eth_wrb)))
  926. goto tx_cq_destroy;
  927. /* Ask BE to create Tx eth queue */
  928. if (be_cmd_txq_create(&adapter->ctrl, q, cq))
  929. goto tx_q_free;
  930. return 0;
  931. tx_q_free:
  932. be_queue_free(adapter, q);
  933. tx_cq_destroy:
  934. be_cmd_q_destroy(&adapter->ctrl, cq, QTYPE_CQ);
  935. tx_cq_free:
  936. be_queue_free(adapter, cq);
  937. tx_eq_destroy:
  938. be_cmd_q_destroy(&adapter->ctrl, eq, QTYPE_EQ);
  939. tx_eq_free:
  940. be_queue_free(adapter, eq);
  941. return -1;
  942. }
  943. static void be_rx_queues_destroy(struct be_adapter *adapter)
  944. {
  945. struct be_queue_info *q;
  946. q = &adapter->rx_obj.q;
  947. if (q->created) {
  948. be_cmd_q_destroy(&adapter->ctrl, q, QTYPE_RXQ);
  949. be_rx_q_clean(adapter);
  950. }
  951. be_queue_free(adapter, q);
  952. q = &adapter->rx_obj.cq;
  953. if (q->created)
  954. be_cmd_q_destroy(&adapter->ctrl, q, QTYPE_CQ);
  955. be_queue_free(adapter, q);
  956. q = &adapter->rx_eq.q;
  957. if (q->created)
  958. be_cmd_q_destroy(&adapter->ctrl, q, QTYPE_EQ);
  959. be_queue_free(adapter, q);
  960. }
  961. static int be_rx_queues_create(struct be_adapter *adapter)
  962. {
  963. struct be_queue_info *eq, *q, *cq;
  964. int rc;
  965. adapter->max_rx_coal = BE_MAX_FRAGS_PER_FRAME;
  966. adapter->big_page_size = (1 << get_order(rx_frag_size)) * PAGE_SIZE;
  967. adapter->rx_eq.max_eqd = BE_MAX_EQD;
  968. adapter->rx_eq.min_eqd = 0;
  969. adapter->rx_eq.cur_eqd = 0;
  970. adapter->rx_eq.enable_aic = true;
  971. /* Alloc Rx Event queue */
  972. eq = &adapter->rx_eq.q;
  973. rc = be_queue_alloc(adapter, eq, EVNT_Q_LEN,
  974. sizeof(struct be_eq_entry));
  975. if (rc)
  976. return rc;
  977. /* Ask BE to create Rx Event queue */
  978. rc = be_cmd_eq_create(&adapter->ctrl, eq, adapter->rx_eq.cur_eqd);
  979. if (rc)
  980. goto rx_eq_free;
  981. /* Alloc RX eth compl queue */
  982. cq = &adapter->rx_obj.cq;
  983. rc = be_queue_alloc(adapter, cq, RX_CQ_LEN,
  984. sizeof(struct be_eth_rx_compl));
  985. if (rc)
  986. goto rx_eq_destroy;
  987. /* Ask BE to create Rx eth compl queue */
  988. rc = be_cmd_cq_create(&adapter->ctrl, cq, eq, false, false, 3);
  989. if (rc)
  990. goto rx_cq_free;
  991. /* Alloc RX eth queue */
  992. q = &adapter->rx_obj.q;
  993. rc = be_queue_alloc(adapter, q, RX_Q_LEN, sizeof(struct be_eth_rx_d));
  994. if (rc)
  995. goto rx_cq_destroy;
  996. /* Ask BE to create Rx eth queue */
  997. rc = be_cmd_rxq_create(&adapter->ctrl, q, cq->id, rx_frag_size,
  998. BE_MAX_JUMBO_FRAME_SIZE, adapter->if_handle, false);
  999. if (rc)
  1000. goto rx_q_free;
  1001. return 0;
  1002. rx_q_free:
  1003. be_queue_free(adapter, q);
  1004. rx_cq_destroy:
  1005. be_cmd_q_destroy(&adapter->ctrl, cq, QTYPE_CQ);
  1006. rx_cq_free:
  1007. be_queue_free(adapter, cq);
  1008. rx_eq_destroy:
  1009. be_cmd_q_destroy(&adapter->ctrl, eq, QTYPE_EQ);
  1010. rx_eq_free:
  1011. be_queue_free(adapter, eq);
  1012. return rc;
  1013. }
  1014. static bool event_get(struct be_eq_obj *eq_obj, u16 *rid)
  1015. {
  1016. struct be_eq_entry *entry = queue_tail_node(&eq_obj->q);
  1017. u32 evt = entry->evt;
  1018. if (!evt)
  1019. return false;
  1020. evt = le32_to_cpu(evt);
  1021. *rid = (evt >> EQ_ENTRY_RES_ID_SHIFT) & EQ_ENTRY_RES_ID_MASK;
  1022. entry->evt = 0;
  1023. queue_tail_inc(&eq_obj->q);
  1024. return true;
  1025. }
  1026. static int event_handle(struct be_ctrl_info *ctrl,
  1027. struct be_eq_obj *eq_obj)
  1028. {
  1029. u16 rid = 0, num = 0;
  1030. while (event_get(eq_obj, &rid))
  1031. num++;
  1032. /* We can see an interrupt and no event */
  1033. be_eq_notify(ctrl, eq_obj->q.id, true, true, num);
  1034. if (num)
  1035. napi_schedule(&eq_obj->napi);
  1036. return num;
  1037. }
  1038. static irqreturn_t be_intx(int irq, void *dev)
  1039. {
  1040. struct be_adapter *adapter = dev;
  1041. struct be_ctrl_info *ctrl = &adapter->ctrl;
  1042. int rx, tx;
  1043. tx = event_handle(ctrl, &adapter->tx_eq);
  1044. rx = event_handle(ctrl, &adapter->rx_eq);
  1045. if (rx || tx)
  1046. return IRQ_HANDLED;
  1047. else
  1048. return IRQ_NONE;
  1049. }
  1050. static irqreturn_t be_msix_rx(int irq, void *dev)
  1051. {
  1052. struct be_adapter *adapter = dev;
  1053. event_handle(&adapter->ctrl, &adapter->rx_eq);
  1054. return IRQ_HANDLED;
  1055. }
  1056. static irqreturn_t be_msix_tx(int irq, void *dev)
  1057. {
  1058. struct be_adapter *adapter = dev;
  1059. event_handle(&adapter->ctrl, &adapter->tx_eq);
  1060. return IRQ_HANDLED;
  1061. }
  1062. static inline bool do_lro(struct be_adapter *adapter,
  1063. struct be_eth_rx_compl *rxcp)
  1064. {
  1065. int err = AMAP_GET_BITS(struct amap_eth_rx_compl, err, rxcp);
  1066. int tcp_frame = AMAP_GET_BITS(struct amap_eth_rx_compl, tcpf, rxcp);
  1067. if (err)
  1068. drvr_stats(adapter)->be_rxcp_err++;
  1069. return (!tcp_frame || err || (adapter->max_rx_coal <= 1)) ?
  1070. false : true;
  1071. }
  1072. int be_poll_rx(struct napi_struct *napi, int budget)
  1073. {
  1074. struct be_eq_obj *rx_eq = container_of(napi, struct be_eq_obj, napi);
  1075. struct be_adapter *adapter =
  1076. container_of(rx_eq, struct be_adapter, rx_eq);
  1077. struct be_queue_info *rx_cq = &adapter->rx_obj.cq;
  1078. struct be_eth_rx_compl *rxcp;
  1079. u32 work_done;
  1080. for (work_done = 0; work_done < budget; work_done++) {
  1081. rxcp = be_rx_compl_get(adapter);
  1082. if (!rxcp)
  1083. break;
  1084. if (do_lro(adapter, rxcp))
  1085. be_rx_compl_process_lro(adapter, rxcp);
  1086. else
  1087. be_rx_compl_process(adapter, rxcp);
  1088. be_rx_compl_reset(rxcp);
  1089. }
  1090. lro_flush_all(&adapter->rx_obj.lro_mgr);
  1091. /* Refill the queue */
  1092. if (atomic_read(&adapter->rx_obj.q.used) < RX_FRAGS_REFILL_WM)
  1093. be_post_rx_frags(adapter);
  1094. /* All consumed */
  1095. if (work_done < budget) {
  1096. napi_complete(napi);
  1097. be_cq_notify(&adapter->ctrl, rx_cq->id, true, work_done);
  1098. } else {
  1099. /* More to be consumed; continue with interrupts disabled */
  1100. be_cq_notify(&adapter->ctrl, rx_cq->id, false, work_done);
  1101. }
  1102. return work_done;
  1103. }
  1104. /* For TX we don't honour budget; consume everything */
  1105. int be_poll_tx(struct napi_struct *napi, int budget)
  1106. {
  1107. struct be_eq_obj *tx_eq = container_of(napi, struct be_eq_obj, napi);
  1108. struct be_adapter *adapter =
  1109. container_of(tx_eq, struct be_adapter, tx_eq);
  1110. struct be_tx_obj *tx_obj = &adapter->tx_obj;
  1111. struct be_queue_info *tx_cq = &tx_obj->cq;
  1112. struct be_queue_info *txq = &tx_obj->q;
  1113. struct be_eth_tx_compl *txcp;
  1114. u32 num_cmpl = 0;
  1115. u16 end_idx;
  1116. while ((txcp = be_tx_compl_get(adapter))) {
  1117. end_idx = AMAP_GET_BITS(struct amap_eth_tx_compl,
  1118. wrb_index, txcp);
  1119. be_tx_compl_process(adapter, end_idx);
  1120. num_cmpl++;
  1121. }
  1122. /* As Tx wrbs have been freed up, wake up netdev queue if
  1123. * it was stopped due to lack of tx wrbs.
  1124. */
  1125. if (netif_queue_stopped(adapter->netdev) &&
  1126. atomic_read(&txq->used) < txq->len / 2) {
  1127. netif_wake_queue(adapter->netdev);
  1128. }
  1129. napi_complete(napi);
  1130. be_cq_notify(&adapter->ctrl, tx_cq->id, true, num_cmpl);
  1131. drvr_stats(adapter)->be_tx_events++;
  1132. drvr_stats(adapter)->be_tx_compl += num_cmpl;
  1133. return 1;
  1134. }
  1135. static void be_worker(struct work_struct *work)
  1136. {
  1137. struct be_adapter *adapter =
  1138. container_of(work, struct be_adapter, work.work);
  1139. int status;
  1140. /* Check link */
  1141. be_link_status_update(adapter);
  1142. /* Get Stats */
  1143. status = be_cmd_get_stats(&adapter->ctrl, &adapter->stats.cmd);
  1144. if (!status)
  1145. netdev_stats_update(adapter);
  1146. /* Set EQ delay */
  1147. be_rx_eqd_update(adapter);
  1148. be_tx_rate_update(adapter);
  1149. be_rx_rate_update(adapter);
  1150. if (adapter->rx_post_starved) {
  1151. adapter->rx_post_starved = false;
  1152. be_post_rx_frags(adapter);
  1153. }
  1154. schedule_delayed_work(&adapter->work, msecs_to_jiffies(1000));
  1155. }
  1156. static void be_msix_enable(struct be_adapter *adapter)
  1157. {
  1158. int i, status;
  1159. for (i = 0; i < BE_NUM_MSIX_VECTORS; i++)
  1160. adapter->msix_entries[i].entry = i;
  1161. status = pci_enable_msix(adapter->pdev, adapter->msix_entries,
  1162. BE_NUM_MSIX_VECTORS);
  1163. if (status == 0)
  1164. adapter->msix_enabled = true;
  1165. return;
  1166. }
  1167. static inline int be_msix_vec_get(struct be_adapter *adapter, u32 eq_id)
  1168. {
  1169. return adapter->msix_entries[eq_id -
  1170. 8 * adapter->ctrl.pci_func].vector;
  1171. }
  1172. static int be_msix_register(struct be_adapter *adapter)
  1173. {
  1174. struct net_device *netdev = adapter->netdev;
  1175. struct be_eq_obj *tx_eq = &adapter->tx_eq;
  1176. struct be_eq_obj *rx_eq = &adapter->rx_eq;
  1177. int status, vec;
  1178. sprintf(tx_eq->desc, "%s-tx", netdev->name);
  1179. vec = be_msix_vec_get(adapter, tx_eq->q.id);
  1180. status = request_irq(vec, be_msix_tx, 0, tx_eq->desc, adapter);
  1181. if (status)
  1182. goto err;
  1183. sprintf(rx_eq->desc, "%s-rx", netdev->name);
  1184. vec = be_msix_vec_get(adapter, rx_eq->q.id);
  1185. status = request_irq(vec, be_msix_rx, 0, rx_eq->desc, adapter);
  1186. if (status) { /* Free TX IRQ */
  1187. vec = be_msix_vec_get(adapter, tx_eq->q.id);
  1188. free_irq(vec, adapter);
  1189. goto err;
  1190. }
  1191. return 0;
  1192. err:
  1193. dev_warn(&adapter->pdev->dev,
  1194. "MSIX Request IRQ failed - err %d\n", status);
  1195. pci_disable_msix(adapter->pdev);
  1196. adapter->msix_enabled = false;
  1197. return status;
  1198. }
  1199. static int be_irq_register(struct be_adapter *adapter)
  1200. {
  1201. struct net_device *netdev = adapter->netdev;
  1202. int status;
  1203. if (adapter->msix_enabled) {
  1204. status = be_msix_register(adapter);
  1205. if (status == 0)
  1206. goto done;
  1207. }
  1208. /* INTx */
  1209. netdev->irq = adapter->pdev->irq;
  1210. status = request_irq(netdev->irq, be_intx, IRQF_SHARED, netdev->name,
  1211. adapter);
  1212. if (status) {
  1213. dev_err(&adapter->pdev->dev,
  1214. "INTx request IRQ failed - err %d\n", status);
  1215. return status;
  1216. }
  1217. done:
  1218. adapter->isr_registered = true;
  1219. return 0;
  1220. }
  1221. static void be_irq_unregister(struct be_adapter *adapter)
  1222. {
  1223. struct net_device *netdev = adapter->netdev;
  1224. int vec;
  1225. if (!adapter->isr_registered)
  1226. return;
  1227. /* INTx */
  1228. if (!adapter->msix_enabled) {
  1229. free_irq(netdev->irq, adapter);
  1230. goto done;
  1231. }
  1232. /* MSIx */
  1233. vec = be_msix_vec_get(adapter, adapter->tx_eq.q.id);
  1234. free_irq(vec, adapter);
  1235. vec = be_msix_vec_get(adapter, adapter->rx_eq.q.id);
  1236. free_irq(vec, adapter);
  1237. done:
  1238. adapter->isr_registered = false;
  1239. return;
  1240. }
  1241. static int be_open(struct net_device *netdev)
  1242. {
  1243. struct be_adapter *adapter = netdev_priv(netdev);
  1244. struct be_ctrl_info *ctrl = &adapter->ctrl;
  1245. struct be_eq_obj *rx_eq = &adapter->rx_eq;
  1246. struct be_eq_obj *tx_eq = &adapter->tx_eq;
  1247. u32 if_flags;
  1248. int status;
  1249. if_flags = BE_IF_FLAGS_BROADCAST | BE_IF_FLAGS_PROMISCUOUS |
  1250. BE_IF_FLAGS_MCAST_PROMISCUOUS | BE_IF_FLAGS_UNTAGGED |
  1251. BE_IF_FLAGS_PASS_L3L4_ERRORS;
  1252. status = be_cmd_if_create(ctrl, if_flags, netdev->dev_addr,
  1253. false/* pmac_invalid */, &adapter->if_handle,
  1254. &adapter->pmac_id);
  1255. if (status != 0)
  1256. goto do_none;
  1257. be_vid_config(netdev);
  1258. status = be_cmd_set_flow_control(ctrl, true, true);
  1259. if (status != 0)
  1260. goto if_destroy;
  1261. status = be_tx_queues_create(adapter);
  1262. if (status != 0)
  1263. goto if_destroy;
  1264. status = be_rx_queues_create(adapter);
  1265. if (status != 0)
  1266. goto tx_qs_destroy;
  1267. /* First time posting */
  1268. be_post_rx_frags(adapter);
  1269. napi_enable(&rx_eq->napi);
  1270. napi_enable(&tx_eq->napi);
  1271. be_irq_register(adapter);
  1272. be_intr_set(ctrl, true);
  1273. /* The evt queues are created in the unarmed state; arm them */
  1274. be_eq_notify(ctrl, rx_eq->q.id, true, false, 0);
  1275. be_eq_notify(ctrl, tx_eq->q.id, true, false, 0);
  1276. /* The compl queues are created in the unarmed state; arm them */
  1277. be_cq_notify(ctrl, adapter->rx_obj.cq.id, true, 0);
  1278. be_cq_notify(ctrl, adapter->tx_obj.cq.id, true, 0);
  1279. be_link_status_update(adapter);
  1280. schedule_delayed_work(&adapter->work, msecs_to_jiffies(100));
  1281. return 0;
  1282. tx_qs_destroy:
  1283. be_tx_queues_destroy(adapter);
  1284. if_destroy:
  1285. be_cmd_if_destroy(ctrl, adapter->if_handle);
  1286. do_none:
  1287. return status;
  1288. }
  1289. static int be_close(struct net_device *netdev)
  1290. {
  1291. struct be_adapter *adapter = netdev_priv(netdev);
  1292. struct be_ctrl_info *ctrl = &adapter->ctrl;
  1293. struct be_eq_obj *rx_eq = &adapter->rx_eq;
  1294. struct be_eq_obj *tx_eq = &adapter->tx_eq;
  1295. int vec;
  1296. cancel_delayed_work_sync(&adapter->work);
  1297. netif_stop_queue(netdev);
  1298. netif_carrier_off(netdev);
  1299. adapter->link.speed = PHY_LINK_SPEED_ZERO;
  1300. be_intr_set(ctrl, false);
  1301. if (adapter->msix_enabled) {
  1302. vec = be_msix_vec_get(adapter, tx_eq->q.id);
  1303. synchronize_irq(vec);
  1304. vec = be_msix_vec_get(adapter, rx_eq->q.id);
  1305. synchronize_irq(vec);
  1306. } else {
  1307. synchronize_irq(netdev->irq);
  1308. }
  1309. be_irq_unregister(adapter);
  1310. napi_disable(&rx_eq->napi);
  1311. napi_disable(&tx_eq->napi);
  1312. be_rx_queues_destroy(adapter);
  1313. be_tx_queues_destroy(adapter);
  1314. be_cmd_if_destroy(ctrl, adapter->if_handle);
  1315. return 0;
  1316. }
  1317. static int be_get_frag_header(struct skb_frag_struct *frag, void **mac_hdr,
  1318. void **ip_hdr, void **tcpudp_hdr,
  1319. u64 *hdr_flags, void *priv)
  1320. {
  1321. struct ethhdr *eh;
  1322. struct vlan_ethhdr *veh;
  1323. struct iphdr *iph;
  1324. u8 *va = page_address(frag->page) + frag->page_offset;
  1325. unsigned long ll_hlen;
  1326. prefetch(va);
  1327. eh = (struct ethhdr *)va;
  1328. *mac_hdr = eh;
  1329. ll_hlen = ETH_HLEN;
  1330. if (eh->h_proto != htons(ETH_P_IP)) {
  1331. if (eh->h_proto == htons(ETH_P_8021Q)) {
  1332. veh = (struct vlan_ethhdr *)va;
  1333. if (veh->h_vlan_encapsulated_proto != htons(ETH_P_IP))
  1334. return -1;
  1335. ll_hlen += VLAN_HLEN;
  1336. } else {
  1337. return -1;
  1338. }
  1339. }
  1340. *hdr_flags = LRO_IPV4;
  1341. iph = (struct iphdr *)(va + ll_hlen);
  1342. *ip_hdr = iph;
  1343. if (iph->protocol != IPPROTO_TCP)
  1344. return -1;
  1345. *hdr_flags |= LRO_TCP;
  1346. *tcpudp_hdr = (u8 *) (*ip_hdr) + (iph->ihl << 2);
  1347. return 0;
  1348. }
  1349. static void be_lro_init(struct be_adapter *adapter, struct net_device *netdev)
  1350. {
  1351. struct net_lro_mgr *lro_mgr;
  1352. lro_mgr = &adapter->rx_obj.lro_mgr;
  1353. lro_mgr->dev = netdev;
  1354. lro_mgr->features = LRO_F_NAPI;
  1355. lro_mgr->ip_summed = CHECKSUM_UNNECESSARY;
  1356. lro_mgr->ip_summed_aggr = CHECKSUM_UNNECESSARY;
  1357. lro_mgr->max_desc = BE_MAX_LRO_DESCRIPTORS;
  1358. lro_mgr->lro_arr = adapter->rx_obj.lro_desc;
  1359. lro_mgr->get_frag_header = be_get_frag_header;
  1360. lro_mgr->max_aggr = BE_MAX_FRAGS_PER_FRAME;
  1361. }
  1362. static struct net_device_ops be_netdev_ops = {
  1363. .ndo_open = be_open,
  1364. .ndo_stop = be_close,
  1365. .ndo_start_xmit = be_xmit,
  1366. .ndo_get_stats = be_get_stats,
  1367. .ndo_set_rx_mode = be_set_multicast_list,
  1368. .ndo_set_mac_address = be_mac_addr_set,
  1369. .ndo_change_mtu = be_change_mtu,
  1370. .ndo_validate_addr = eth_validate_addr,
  1371. .ndo_vlan_rx_register = be_vlan_register,
  1372. .ndo_vlan_rx_add_vid = be_vlan_add_vid,
  1373. .ndo_vlan_rx_kill_vid = be_vlan_rem_vid,
  1374. };
  1375. static void be_netdev_init(struct net_device *netdev)
  1376. {
  1377. struct be_adapter *adapter = netdev_priv(netdev);
  1378. netdev->features |= NETIF_F_SG | NETIF_F_HW_VLAN_RX | NETIF_F_TSO |
  1379. NETIF_F_HW_VLAN_TX | NETIF_F_HW_VLAN_FILTER | NETIF_F_IP_CSUM |
  1380. NETIF_F_IPV6_CSUM;
  1381. netdev->flags |= IFF_MULTICAST;
  1382. adapter->rx_csum = true;
  1383. BE_SET_NETDEV_OPS(netdev, &be_netdev_ops);
  1384. SET_ETHTOOL_OPS(netdev, &be_ethtool_ops);
  1385. be_lro_init(adapter, netdev);
  1386. netif_napi_add(netdev, &adapter->rx_eq.napi, be_poll_rx,
  1387. BE_NAPI_WEIGHT);
  1388. netif_napi_add(netdev, &adapter->tx_eq.napi, be_poll_tx,
  1389. BE_NAPI_WEIGHT);
  1390. netif_carrier_off(netdev);
  1391. netif_stop_queue(netdev);
  1392. }
  1393. static void be_unmap_pci_bars(struct be_adapter *adapter)
  1394. {
  1395. struct be_ctrl_info *ctrl = &adapter->ctrl;
  1396. if (ctrl->csr)
  1397. iounmap(ctrl->csr);
  1398. if (ctrl->db)
  1399. iounmap(ctrl->db);
  1400. if (ctrl->pcicfg)
  1401. iounmap(ctrl->pcicfg);
  1402. }
  1403. static int be_map_pci_bars(struct be_adapter *adapter)
  1404. {
  1405. u8 __iomem *addr;
  1406. addr = ioremap_nocache(pci_resource_start(adapter->pdev, 2),
  1407. pci_resource_len(adapter->pdev, 2));
  1408. if (addr == NULL)
  1409. return -ENOMEM;
  1410. adapter->ctrl.csr = addr;
  1411. addr = ioremap_nocache(pci_resource_start(adapter->pdev, 4),
  1412. 128 * 1024);
  1413. if (addr == NULL)
  1414. goto pci_map_err;
  1415. adapter->ctrl.db = addr;
  1416. addr = ioremap_nocache(pci_resource_start(adapter->pdev, 1),
  1417. pci_resource_len(adapter->pdev, 1));
  1418. if (addr == NULL)
  1419. goto pci_map_err;
  1420. adapter->ctrl.pcicfg = addr;
  1421. return 0;
  1422. pci_map_err:
  1423. be_unmap_pci_bars(adapter);
  1424. return -ENOMEM;
  1425. }
  1426. static void be_ctrl_cleanup(struct be_adapter *adapter)
  1427. {
  1428. struct be_dma_mem *mem = &adapter->ctrl.mbox_mem_alloced;
  1429. be_unmap_pci_bars(adapter);
  1430. if (mem->va)
  1431. pci_free_consistent(adapter->pdev, mem->size,
  1432. mem->va, mem->dma);
  1433. }
  1434. /* Initialize the mbox required to send cmds to BE */
  1435. static int be_ctrl_init(struct be_adapter *adapter)
  1436. {
  1437. struct be_ctrl_info *ctrl = &adapter->ctrl;
  1438. struct be_dma_mem *mbox_mem_alloc = &ctrl->mbox_mem_alloced;
  1439. struct be_dma_mem *mbox_mem_align = &ctrl->mbox_mem;
  1440. int status;
  1441. u32 val;
  1442. status = be_map_pci_bars(adapter);
  1443. if (status)
  1444. return status;
  1445. mbox_mem_alloc->size = sizeof(struct be_mcc_mailbox) + 16;
  1446. mbox_mem_alloc->va = pci_alloc_consistent(adapter->pdev,
  1447. mbox_mem_alloc->size, &mbox_mem_alloc->dma);
  1448. if (!mbox_mem_alloc->va) {
  1449. be_unmap_pci_bars(adapter);
  1450. return -1;
  1451. }
  1452. mbox_mem_align->size = sizeof(struct be_mcc_mailbox);
  1453. mbox_mem_align->va = PTR_ALIGN(mbox_mem_alloc->va, 16);
  1454. mbox_mem_align->dma = PTR_ALIGN(mbox_mem_alloc->dma, 16);
  1455. memset(mbox_mem_align->va, 0, sizeof(struct be_mcc_mailbox));
  1456. spin_lock_init(&ctrl->cmd_lock);
  1457. val = ioread32(ctrl->pcicfg + PCICFG_MEMBAR_CTRL_INT_CTRL_OFFSET);
  1458. ctrl->pci_func = (val >> MEMBAR_CTRL_INT_CTRL_PFUNC_SHIFT) &
  1459. MEMBAR_CTRL_INT_CTRL_PFUNC_MASK;
  1460. return 0;
  1461. }
  1462. static void be_stats_cleanup(struct be_adapter *adapter)
  1463. {
  1464. struct be_stats_obj *stats = &adapter->stats;
  1465. struct be_dma_mem *cmd = &stats->cmd;
  1466. if (cmd->va)
  1467. pci_free_consistent(adapter->pdev, cmd->size,
  1468. cmd->va, cmd->dma);
  1469. }
  1470. static int be_stats_init(struct be_adapter *adapter)
  1471. {
  1472. struct be_stats_obj *stats = &adapter->stats;
  1473. struct be_dma_mem *cmd = &stats->cmd;
  1474. cmd->size = sizeof(struct be_cmd_req_get_stats);
  1475. cmd->va = pci_alloc_consistent(adapter->pdev, cmd->size, &cmd->dma);
  1476. if (cmd->va == NULL)
  1477. return -1;
  1478. return 0;
  1479. }
  1480. static void __devexit be_remove(struct pci_dev *pdev)
  1481. {
  1482. struct be_adapter *adapter = pci_get_drvdata(pdev);
  1483. if (!adapter)
  1484. return;
  1485. unregister_netdev(adapter->netdev);
  1486. be_stats_cleanup(adapter);
  1487. be_ctrl_cleanup(adapter);
  1488. if (adapter->msix_enabled) {
  1489. pci_disable_msix(adapter->pdev);
  1490. adapter->msix_enabled = false;
  1491. }
  1492. pci_set_drvdata(pdev, NULL);
  1493. pci_release_regions(pdev);
  1494. pci_disable_device(pdev);
  1495. free_netdev(adapter->netdev);
  1496. }
  1497. static int be_hw_up(struct be_adapter *adapter)
  1498. {
  1499. struct be_ctrl_info *ctrl = &adapter->ctrl;
  1500. int status;
  1501. status = be_cmd_POST(ctrl);
  1502. if (status)
  1503. return status;
  1504. status = be_cmd_get_fw_ver(ctrl, adapter->fw_ver);
  1505. if (status)
  1506. return status;
  1507. status = be_cmd_query_fw_cfg(ctrl, &adapter->port_num);
  1508. return status;
  1509. }
  1510. static int __devinit be_probe(struct pci_dev *pdev,
  1511. const struct pci_device_id *pdev_id)
  1512. {
  1513. int status = 0;
  1514. struct be_adapter *adapter;
  1515. struct net_device *netdev;
  1516. struct be_ctrl_info *ctrl;
  1517. u8 mac[ETH_ALEN];
  1518. status = pci_enable_device(pdev);
  1519. if (status)
  1520. goto do_none;
  1521. status = pci_request_regions(pdev, DRV_NAME);
  1522. if (status)
  1523. goto disable_dev;
  1524. pci_set_master(pdev);
  1525. netdev = alloc_etherdev(sizeof(struct be_adapter));
  1526. if (netdev == NULL) {
  1527. status = -ENOMEM;
  1528. goto rel_reg;
  1529. }
  1530. adapter = netdev_priv(netdev);
  1531. adapter->pdev = pdev;
  1532. pci_set_drvdata(pdev, adapter);
  1533. adapter->netdev = netdev;
  1534. be_msix_enable(adapter);
  1535. status = pci_set_dma_mask(pdev, DMA_BIT_MASK(64));
  1536. if (!status) {
  1537. netdev->features |= NETIF_F_HIGHDMA;
  1538. } else {
  1539. status = pci_set_dma_mask(pdev, DMA_BIT_MASK(32));
  1540. if (status) {
  1541. dev_err(&pdev->dev, "Could not set PCI DMA Mask\n");
  1542. goto free_netdev;
  1543. }
  1544. }
  1545. ctrl = &adapter->ctrl;
  1546. status = be_ctrl_init(adapter);
  1547. if (status)
  1548. goto free_netdev;
  1549. status = be_stats_init(adapter);
  1550. if (status)
  1551. goto ctrl_clean;
  1552. status = be_hw_up(adapter);
  1553. if (status)
  1554. goto stats_clean;
  1555. status = be_cmd_mac_addr_query(ctrl, mac, MAC_ADDRESS_TYPE_NETWORK,
  1556. true /* permanent */, 0);
  1557. if (status)
  1558. goto stats_clean;
  1559. memcpy(netdev->dev_addr, mac, ETH_ALEN);
  1560. INIT_DELAYED_WORK(&adapter->work, be_worker);
  1561. be_netdev_init(netdev);
  1562. SET_NETDEV_DEV(netdev, &adapter->pdev->dev);
  1563. status = register_netdev(netdev);
  1564. if (status != 0)
  1565. goto stats_clean;
  1566. dev_info(&pdev->dev, "%s port %d\n", nic_name(pdev), adapter->port_num);
  1567. return 0;
  1568. stats_clean:
  1569. be_stats_cleanup(adapter);
  1570. ctrl_clean:
  1571. be_ctrl_cleanup(adapter);
  1572. free_netdev:
  1573. free_netdev(adapter->netdev);
  1574. rel_reg:
  1575. pci_release_regions(pdev);
  1576. disable_dev:
  1577. pci_disable_device(pdev);
  1578. do_none:
  1579. dev_err(&pdev->dev, "%s initialization failed\n", nic_name(pdev));
  1580. return status;
  1581. }
  1582. static int be_suspend(struct pci_dev *pdev, pm_message_t state)
  1583. {
  1584. struct be_adapter *adapter = pci_get_drvdata(pdev);
  1585. struct net_device *netdev = adapter->netdev;
  1586. netif_device_detach(netdev);
  1587. if (netif_running(netdev)) {
  1588. rtnl_lock();
  1589. be_close(netdev);
  1590. rtnl_unlock();
  1591. }
  1592. pci_save_state(pdev);
  1593. pci_disable_device(pdev);
  1594. pci_set_power_state(pdev, pci_choose_state(pdev, state));
  1595. return 0;
  1596. }
  1597. static int be_resume(struct pci_dev *pdev)
  1598. {
  1599. int status = 0;
  1600. struct be_adapter *adapter = pci_get_drvdata(pdev);
  1601. struct net_device *netdev = adapter->netdev;
  1602. netif_device_detach(netdev);
  1603. status = pci_enable_device(pdev);
  1604. if (status)
  1605. return status;
  1606. pci_set_power_state(pdev, 0);
  1607. pci_restore_state(pdev);
  1608. if (netif_running(netdev)) {
  1609. rtnl_lock();
  1610. be_open(netdev);
  1611. rtnl_unlock();
  1612. }
  1613. netif_device_attach(netdev);
  1614. return 0;
  1615. }
  1616. static struct pci_driver be_driver = {
  1617. .name = DRV_NAME,
  1618. .id_table = be_dev_ids,
  1619. .probe = be_probe,
  1620. .remove = be_remove,
  1621. .suspend = be_suspend,
  1622. .resume = be_resume
  1623. };
  1624. static int __init be_init_module(void)
  1625. {
  1626. if (rx_frag_size != 8192 && rx_frag_size != 4096
  1627. && rx_frag_size != 2048) {
  1628. printk(KERN_WARNING DRV_NAME
  1629. " : Module param rx_frag_size must be 2048/4096/8192."
  1630. " Using 2048\n");
  1631. rx_frag_size = 2048;
  1632. }
  1633. /* Ensure rx_frag_size is aligned to chache line */
  1634. if (SKB_DATA_ALIGN(rx_frag_size) != rx_frag_size) {
  1635. printk(KERN_WARNING DRV_NAME
  1636. " : Bad module param rx_frag_size. Using 2048\n");
  1637. rx_frag_size = 2048;
  1638. }
  1639. return pci_register_driver(&be_driver);
  1640. }
  1641. module_init(be_init_module);
  1642. static void __exit be_exit_module(void)
  1643. {
  1644. pci_unregister_driver(&be_driver);
  1645. }
  1646. module_exit(be_exit_module);