io.c 5.3 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189
  1. /* arch/arm/mach-msm/io.c
  2. *
  3. * MSM7K, QSD io support
  4. *
  5. * Copyright (C) 2007 Google, Inc.
  6. * Copyright (c) 2008-2011, Code Aurora Forum. All rights reserved.
  7. * Author: Brian Swetland <swetland@google.com>
  8. *
  9. * This software is licensed under the terms of the GNU General Public
  10. * License version 2, as published by the Free Software Foundation, and
  11. * may be copied, distributed, and modified under those terms.
  12. *
  13. * This program is distributed in the hope that it will be useful,
  14. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  15. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  16. * GNU General Public License for more details.
  17. *
  18. */
  19. #include <linux/kernel.h>
  20. #include <linux/init.h>
  21. #include <linux/io.h>
  22. #include <linux/export.h>
  23. #include <mach/hardware.h>
  24. #include <asm/page.h>
  25. #include <mach/msm_iomap.h>
  26. #include <asm/mach/map.h>
  27. #include <mach/board.h>
  28. #define MSM_CHIP_DEVICE_TYPE(name, chip, mem_type) { \
  29. .virtual = (unsigned long) MSM_##name##_BASE, \
  30. .pfn = __phys_to_pfn(chip##_##name##_PHYS), \
  31. .length = chip##_##name##_SIZE, \
  32. .type = mem_type, \
  33. }
  34. #define MSM_DEVICE_TYPE(name, mem_type) \
  35. MSM_CHIP_DEVICE_TYPE(name, MSM, mem_type)
  36. #define MSM_CHIP_DEVICE(name, chip) \
  37. MSM_CHIP_DEVICE_TYPE(name, chip, MT_DEVICE)
  38. #define MSM_DEVICE(name) MSM_CHIP_DEVICE(name, MSM)
  39. #if defined(CONFIG_ARCH_MSM7X00A) || defined(CONFIG_ARCH_MSM7X27) \
  40. || defined(CONFIG_ARCH_MSM7X25)
  41. static struct map_desc msm_io_desc[] __initdata = {
  42. MSM_DEVICE_TYPE(VIC, MT_DEVICE_NONSHARED),
  43. MSM_CHIP_DEVICE_TYPE(CSR, MSM7X00, MT_DEVICE_NONSHARED),
  44. MSM_DEVICE_TYPE(DMOV, MT_DEVICE_NONSHARED),
  45. MSM_CHIP_DEVICE_TYPE(GPIO1, MSM7X00, MT_DEVICE_NONSHARED),
  46. MSM_CHIP_DEVICE_TYPE(GPIO2, MSM7X00, MT_DEVICE_NONSHARED),
  47. MSM_DEVICE_TYPE(CLK_CTL, MT_DEVICE_NONSHARED),
  48. #if defined(CONFIG_DEBUG_MSM_UART1) || defined(CONFIG_DEBUG_MSM_UART2) || \
  49. defined(CONFIG_DEBUG_MSM_UART3)
  50. MSM_DEVICE_TYPE(DEBUG_UART, MT_DEVICE_NONSHARED),
  51. #endif
  52. {
  53. .virtual = (unsigned long) MSM_SHARED_RAM_BASE,
  54. .pfn = __phys_to_pfn(MSM_SHARED_RAM_PHYS),
  55. .length = MSM_SHARED_RAM_SIZE,
  56. .type = MT_DEVICE,
  57. },
  58. };
  59. void __init msm_map_common_io(void)
  60. {
  61. /* Make sure the peripheral register window is closed, since
  62. * we will use PTE flags (TEX[1]=1,B=0,C=1) to determine which
  63. * pages are peripheral interface or not.
  64. */
  65. asm("mcr p15, 0, %0, c15, c2, 4" : : "r" (0));
  66. iotable_init(msm_io_desc, ARRAY_SIZE(msm_io_desc));
  67. }
  68. #endif
  69. #ifdef CONFIG_ARCH_QSD8X50
  70. static struct map_desc qsd8x50_io_desc[] __initdata = {
  71. MSM_DEVICE(VIC),
  72. MSM_CHIP_DEVICE(CSR, QSD8X50),
  73. MSM_DEVICE(DMOV),
  74. MSM_CHIP_DEVICE(GPIO1, QSD8X50),
  75. MSM_CHIP_DEVICE(GPIO2, QSD8X50),
  76. MSM_DEVICE(CLK_CTL),
  77. MSM_DEVICE(SIRC),
  78. MSM_DEVICE(SCPLL),
  79. MSM_DEVICE(AD5),
  80. MSM_DEVICE(MDC),
  81. #if defined(CONFIG_DEBUG_MSM_UART1) || defined(CONFIG_DEBUG_MSM_UART2) || \
  82. defined(CONFIG_DEBUG_MSM_UART3)
  83. MSM_DEVICE(DEBUG_UART),
  84. #endif
  85. {
  86. .virtual = (unsigned long) MSM_SHARED_RAM_BASE,
  87. .pfn = __phys_to_pfn(MSM_SHARED_RAM_PHYS),
  88. .length = MSM_SHARED_RAM_SIZE,
  89. .type = MT_DEVICE,
  90. },
  91. };
  92. void __init msm_map_qsd8x50_io(void)
  93. {
  94. iotable_init(qsd8x50_io_desc, ARRAY_SIZE(qsd8x50_io_desc));
  95. }
  96. #endif /* CONFIG_ARCH_QSD8X50 */
  97. #ifdef CONFIG_ARCH_MSM8X60
  98. static struct map_desc msm8x60_io_desc[] __initdata = {
  99. MSM_CHIP_DEVICE(QGIC_DIST, MSM8X60),
  100. MSM_CHIP_DEVICE(QGIC_CPU, MSM8X60),
  101. MSM_CHIP_DEVICE(TMR, MSM8X60),
  102. MSM_CHIP_DEVICE(TMR0, MSM8X60),
  103. MSM_DEVICE(ACC),
  104. MSM_DEVICE(GCC),
  105. #ifdef CONFIG_DEBUG_MSM8660_UART
  106. MSM_DEVICE(DEBUG_UART),
  107. #endif
  108. };
  109. void __init msm_map_msm8x60_io(void)
  110. {
  111. iotable_init(msm8x60_io_desc, ARRAY_SIZE(msm8x60_io_desc));
  112. }
  113. #endif /* CONFIG_ARCH_MSM8X60 */
  114. #ifdef CONFIG_ARCH_MSM8960
  115. static struct map_desc msm8960_io_desc[] __initdata = {
  116. MSM_CHIP_DEVICE(QGIC_DIST, MSM8960),
  117. MSM_CHIP_DEVICE(QGIC_CPU, MSM8960),
  118. MSM_CHIP_DEVICE(TMR, MSM8960),
  119. MSM_CHIP_DEVICE(TMR0, MSM8960),
  120. #ifdef CONFIG_DEBUG_MSM8960_UART
  121. MSM_DEVICE(DEBUG_UART),
  122. #endif
  123. };
  124. void __init msm_map_msm8960_io(void)
  125. {
  126. iotable_init(msm8960_io_desc, ARRAY_SIZE(msm8960_io_desc));
  127. }
  128. #endif /* CONFIG_ARCH_MSM8960 */
  129. #ifdef CONFIG_ARCH_MSM7X30
  130. static struct map_desc msm7x30_io_desc[] __initdata = {
  131. MSM_DEVICE(VIC),
  132. MSM_CHIP_DEVICE(CSR, MSM7X30),
  133. MSM_DEVICE(DMOV),
  134. MSM_CHIP_DEVICE(GPIO1, MSM7X30),
  135. MSM_CHIP_DEVICE(GPIO2, MSM7X30),
  136. MSM_DEVICE(CLK_CTL),
  137. MSM_DEVICE(CLK_CTL_SH2),
  138. MSM_DEVICE(AD5),
  139. MSM_DEVICE(MDC),
  140. MSM_DEVICE(ACC),
  141. MSM_DEVICE(SAW),
  142. MSM_DEVICE(GCC),
  143. MSM_DEVICE(TCSR),
  144. #if defined(CONFIG_DEBUG_MSM_UART1) || defined(CONFIG_DEBUG_MSM_UART2) || \
  145. defined(CONFIG_DEBUG_MSM_UART3)
  146. MSM_DEVICE(DEBUG_UART),
  147. #endif
  148. {
  149. .virtual = (unsigned long) MSM_SHARED_RAM_BASE,
  150. .pfn = __phys_to_pfn(MSM_SHARED_RAM_PHYS),
  151. .length = MSM_SHARED_RAM_SIZE,
  152. .type = MT_DEVICE,
  153. },
  154. };
  155. void __init msm_map_msm7x30_io(void)
  156. {
  157. iotable_init(msm7x30_io_desc, ARRAY_SIZE(msm7x30_io_desc));
  158. }
  159. #endif /* CONFIG_ARCH_MSM7X30 */
  160. void __iomem *__msm_ioremap_caller(unsigned long phys_addr, size_t size,
  161. unsigned int mtype, void *caller)
  162. {
  163. if (mtype == MT_DEVICE) {
  164. /* The peripherals in the 88000000 - D0000000 range
  165. * are only accessible by type MT_DEVICE_NONSHARED.
  166. * Adjust mtype as necessary to make this "just work."
  167. */
  168. if ((phys_addr >= 0x88000000) && (phys_addr < 0xD0000000))
  169. mtype = MT_DEVICE_NONSHARED;
  170. }
  171. return __arm_ioremap_caller(phys_addr, size, mtype, caller);
  172. }