wm8523.c 14 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579
  1. /*
  2. * wm8523.c -- WM8523 ALSA SoC Audio driver
  3. *
  4. * Copyright 2009 Wolfson Microelectronics plc
  5. *
  6. * Author: Mark Brown <broonie@opensource.wolfsonmicro.com>
  7. *
  8. *
  9. * This program is free software; you can redistribute it and/or modify
  10. * it under the terms of the GNU General Public License version 2 as
  11. * published by the Free Software Foundation.
  12. */
  13. #include <linux/module.h>
  14. #include <linux/moduleparam.h>
  15. #include <linux/init.h>
  16. #include <linux/delay.h>
  17. #include <linux/pm.h>
  18. #include <linux/i2c.h>
  19. #include <linux/regmap.h>
  20. #include <linux/regulator/consumer.h>
  21. #include <linux/slab.h>
  22. #include <linux/of_device.h>
  23. #include <sound/core.h>
  24. #include <sound/pcm.h>
  25. #include <sound/pcm_params.h>
  26. #include <sound/soc.h>
  27. #include <sound/initval.h>
  28. #include <sound/tlv.h>
  29. #include "wm8523.h"
  30. #define WM8523_NUM_SUPPLIES 2
  31. static const char *wm8523_supply_names[WM8523_NUM_SUPPLIES] = {
  32. "AVDD",
  33. "LINEVDD",
  34. };
  35. #define WM8523_NUM_RATES 7
  36. /* codec private data */
  37. struct wm8523_priv {
  38. struct regmap *regmap;
  39. struct regulator_bulk_data supplies[WM8523_NUM_SUPPLIES];
  40. unsigned int sysclk;
  41. unsigned int rate_constraint_list[WM8523_NUM_RATES];
  42. struct snd_pcm_hw_constraint_list rate_constraint;
  43. };
  44. static const struct reg_default wm8523_reg_defaults[] = {
  45. { 2, 0x0000 }, /* R2 - PSCTRL1 */
  46. { 3, 0x1812 }, /* R3 - AIF_CTRL1 */
  47. { 4, 0x0000 }, /* R4 - AIF_CTRL2 */
  48. { 5, 0x0001 }, /* R5 - DAC_CTRL3 */
  49. { 6, 0x0190 }, /* R6 - DAC_GAINL */
  50. { 7, 0x0190 }, /* R7 - DAC_GAINR */
  51. { 8, 0x0000 }, /* R8 - ZERO_DETECT */
  52. };
  53. static bool wm8523_volatile_register(struct device *dev, unsigned int reg)
  54. {
  55. switch (reg) {
  56. case WM8523_DEVICE_ID:
  57. case WM8523_REVISION:
  58. return true;
  59. default:
  60. return false;
  61. }
  62. }
  63. static const DECLARE_TLV_DB_SCALE(dac_tlv, -10000, 25, 0);
  64. static const char *wm8523_zd_count_text[] = {
  65. "1024",
  66. "2048",
  67. };
  68. static const struct soc_enum wm8523_zc_count =
  69. SOC_ENUM_SINGLE(WM8523_ZERO_DETECT, 0, 2, wm8523_zd_count_text);
  70. static const struct snd_kcontrol_new wm8523_controls[] = {
  71. SOC_DOUBLE_R_TLV("Playback Volume", WM8523_DAC_GAINL, WM8523_DAC_GAINR,
  72. 0, 448, 0, dac_tlv),
  73. SOC_SINGLE("ZC Switch", WM8523_DAC_CTRL3, 4, 1, 0),
  74. SOC_SINGLE("Playback Deemphasis Switch", WM8523_AIF_CTRL1, 8, 1, 0),
  75. SOC_DOUBLE("Playback Switch", WM8523_DAC_CTRL3, 2, 3, 1, 1),
  76. SOC_SINGLE("Volume Ramp Up Switch", WM8523_DAC_CTRL3, 1, 1, 0),
  77. SOC_SINGLE("Volume Ramp Down Switch", WM8523_DAC_CTRL3, 0, 1, 0),
  78. SOC_ENUM("Zero Detect Count", wm8523_zc_count),
  79. };
  80. static const struct snd_soc_dapm_widget wm8523_dapm_widgets[] = {
  81. SND_SOC_DAPM_DAC("DAC", "Playback", SND_SOC_NOPM, 0, 0),
  82. SND_SOC_DAPM_OUTPUT("LINEVOUTL"),
  83. SND_SOC_DAPM_OUTPUT("LINEVOUTR"),
  84. };
  85. static const struct snd_soc_dapm_route wm8523_dapm_routes[] = {
  86. { "LINEVOUTL", NULL, "DAC" },
  87. { "LINEVOUTR", NULL, "DAC" },
  88. };
  89. static struct {
  90. int value;
  91. int ratio;
  92. } lrclk_ratios[WM8523_NUM_RATES] = {
  93. { 1, 128 },
  94. { 2, 192 },
  95. { 3, 256 },
  96. { 4, 384 },
  97. { 5, 512 },
  98. { 6, 768 },
  99. { 7, 1152 },
  100. };
  101. static int wm8523_startup(struct snd_pcm_substream *substream,
  102. struct snd_soc_dai *dai)
  103. {
  104. struct snd_soc_codec *codec = dai->codec;
  105. struct wm8523_priv *wm8523 = snd_soc_codec_get_drvdata(codec);
  106. /* The set of sample rates that can be supported depends on the
  107. * MCLK supplied to the CODEC - enforce this.
  108. */
  109. if (!wm8523->sysclk) {
  110. dev_err(codec->dev,
  111. "No MCLK configured, call set_sysclk() on init\n");
  112. return -EINVAL;
  113. }
  114. snd_pcm_hw_constraint_list(substream->runtime, 0,
  115. SNDRV_PCM_HW_PARAM_RATE,
  116. &wm8523->rate_constraint);
  117. return 0;
  118. }
  119. static int wm8523_hw_params(struct snd_pcm_substream *substream,
  120. struct snd_pcm_hw_params *params,
  121. struct snd_soc_dai *dai)
  122. {
  123. struct snd_soc_codec *codec = dai->codec;
  124. struct wm8523_priv *wm8523 = snd_soc_codec_get_drvdata(codec);
  125. int i;
  126. u16 aifctrl1 = snd_soc_read(codec, WM8523_AIF_CTRL1);
  127. u16 aifctrl2 = snd_soc_read(codec, WM8523_AIF_CTRL2);
  128. /* Find a supported LRCLK ratio */
  129. for (i = 0; i < ARRAY_SIZE(lrclk_ratios); i++) {
  130. if (wm8523->sysclk / params_rate(params) ==
  131. lrclk_ratios[i].ratio)
  132. break;
  133. }
  134. /* Should never happen, should be handled by constraints */
  135. if (i == ARRAY_SIZE(lrclk_ratios)) {
  136. dev_err(codec->dev, "MCLK/fs ratio %d unsupported\n",
  137. wm8523->sysclk / params_rate(params));
  138. return -EINVAL;
  139. }
  140. aifctrl2 &= ~WM8523_SR_MASK;
  141. aifctrl2 |= lrclk_ratios[i].value;
  142. aifctrl1 &= ~WM8523_WL_MASK;
  143. switch (params_format(params)) {
  144. case SNDRV_PCM_FORMAT_S16_LE:
  145. break;
  146. case SNDRV_PCM_FORMAT_S20_3LE:
  147. aifctrl1 |= 0x8;
  148. break;
  149. case SNDRV_PCM_FORMAT_S24_LE:
  150. aifctrl1 |= 0x10;
  151. break;
  152. case SNDRV_PCM_FORMAT_S32_LE:
  153. aifctrl1 |= 0x18;
  154. break;
  155. }
  156. snd_soc_write(codec, WM8523_AIF_CTRL1, aifctrl1);
  157. snd_soc_write(codec, WM8523_AIF_CTRL2, aifctrl2);
  158. return 0;
  159. }
  160. static int wm8523_set_dai_sysclk(struct snd_soc_dai *codec_dai,
  161. int clk_id, unsigned int freq, int dir)
  162. {
  163. struct snd_soc_codec *codec = codec_dai->codec;
  164. struct wm8523_priv *wm8523 = snd_soc_codec_get_drvdata(codec);
  165. unsigned int val;
  166. int i;
  167. wm8523->sysclk = freq;
  168. wm8523->rate_constraint.count = 0;
  169. for (i = 0; i < ARRAY_SIZE(lrclk_ratios); i++) {
  170. val = freq / lrclk_ratios[i].ratio;
  171. /* Check that it's a standard rate since core can't
  172. * cope with others and having the odd rates confuses
  173. * constraint matching.
  174. */
  175. switch (val) {
  176. case 8000:
  177. case 11025:
  178. case 16000:
  179. case 22050:
  180. case 32000:
  181. case 44100:
  182. case 48000:
  183. case 64000:
  184. case 88200:
  185. case 96000:
  186. case 176400:
  187. case 192000:
  188. dev_dbg(codec->dev, "Supported sample rate: %dHz\n",
  189. val);
  190. wm8523->rate_constraint_list[i] = val;
  191. wm8523->rate_constraint.count++;
  192. break;
  193. default:
  194. dev_dbg(codec->dev, "Skipping sample rate: %dHz\n",
  195. val);
  196. }
  197. }
  198. /* Need at least one supported rate... */
  199. if (wm8523->rate_constraint.count == 0)
  200. return -EINVAL;
  201. return 0;
  202. }
  203. static int wm8523_set_dai_fmt(struct snd_soc_dai *codec_dai,
  204. unsigned int fmt)
  205. {
  206. struct snd_soc_codec *codec = codec_dai->codec;
  207. u16 aifctrl1 = snd_soc_read(codec, WM8523_AIF_CTRL1);
  208. aifctrl1 &= ~(WM8523_BCLK_INV_MASK | WM8523_LRCLK_INV_MASK |
  209. WM8523_FMT_MASK | WM8523_AIF_MSTR_MASK);
  210. switch (fmt & SND_SOC_DAIFMT_MASTER_MASK) {
  211. case SND_SOC_DAIFMT_CBM_CFM:
  212. aifctrl1 |= WM8523_AIF_MSTR;
  213. break;
  214. case SND_SOC_DAIFMT_CBS_CFS:
  215. break;
  216. default:
  217. return -EINVAL;
  218. }
  219. switch (fmt & SND_SOC_DAIFMT_FORMAT_MASK) {
  220. case SND_SOC_DAIFMT_I2S:
  221. aifctrl1 |= 0x0002;
  222. break;
  223. case SND_SOC_DAIFMT_RIGHT_J:
  224. break;
  225. case SND_SOC_DAIFMT_LEFT_J:
  226. aifctrl1 |= 0x0001;
  227. break;
  228. case SND_SOC_DAIFMT_DSP_A:
  229. aifctrl1 |= 0x0003;
  230. break;
  231. case SND_SOC_DAIFMT_DSP_B:
  232. aifctrl1 |= 0x0023;
  233. break;
  234. default:
  235. return -EINVAL;
  236. }
  237. switch (fmt & SND_SOC_DAIFMT_INV_MASK) {
  238. case SND_SOC_DAIFMT_NB_NF:
  239. break;
  240. case SND_SOC_DAIFMT_IB_IF:
  241. aifctrl1 |= WM8523_BCLK_INV | WM8523_LRCLK_INV;
  242. break;
  243. case SND_SOC_DAIFMT_IB_NF:
  244. aifctrl1 |= WM8523_BCLK_INV;
  245. break;
  246. case SND_SOC_DAIFMT_NB_IF:
  247. aifctrl1 |= WM8523_LRCLK_INV;
  248. break;
  249. default:
  250. return -EINVAL;
  251. }
  252. snd_soc_write(codec, WM8523_AIF_CTRL1, aifctrl1);
  253. return 0;
  254. }
  255. static int wm8523_set_bias_level(struct snd_soc_codec *codec,
  256. enum snd_soc_bias_level level)
  257. {
  258. struct wm8523_priv *wm8523 = snd_soc_codec_get_drvdata(codec);
  259. int ret;
  260. switch (level) {
  261. case SND_SOC_BIAS_ON:
  262. break;
  263. case SND_SOC_BIAS_PREPARE:
  264. /* Full power on */
  265. snd_soc_update_bits(codec, WM8523_PSCTRL1,
  266. WM8523_SYS_ENA_MASK, 3);
  267. break;
  268. case SND_SOC_BIAS_STANDBY:
  269. if (codec->dapm.bias_level == SND_SOC_BIAS_OFF) {
  270. ret = regulator_bulk_enable(ARRAY_SIZE(wm8523->supplies),
  271. wm8523->supplies);
  272. if (ret != 0) {
  273. dev_err(codec->dev,
  274. "Failed to enable supplies: %d\n",
  275. ret);
  276. return ret;
  277. }
  278. /* Sync back default/cached values */
  279. regcache_sync(wm8523->regmap);
  280. /* Initial power up */
  281. snd_soc_update_bits(codec, WM8523_PSCTRL1,
  282. WM8523_SYS_ENA_MASK, 1);
  283. msleep(100);
  284. }
  285. /* Power up to mute */
  286. snd_soc_update_bits(codec, WM8523_PSCTRL1,
  287. WM8523_SYS_ENA_MASK, 2);
  288. break;
  289. case SND_SOC_BIAS_OFF:
  290. /* The chip runs through the power down sequence for us. */
  291. snd_soc_update_bits(codec, WM8523_PSCTRL1,
  292. WM8523_SYS_ENA_MASK, 0);
  293. msleep(100);
  294. regulator_bulk_disable(ARRAY_SIZE(wm8523->supplies),
  295. wm8523->supplies);
  296. break;
  297. }
  298. codec->dapm.bias_level = level;
  299. return 0;
  300. }
  301. #define WM8523_RATES SNDRV_PCM_RATE_8000_192000
  302. #define WM8523_FORMATS (SNDRV_PCM_FMTBIT_S16_LE | SNDRV_PCM_FMTBIT_S20_3LE |\
  303. SNDRV_PCM_FMTBIT_S24_LE | SNDRV_PCM_FMTBIT_S32_LE)
  304. static const struct snd_soc_dai_ops wm8523_dai_ops = {
  305. .startup = wm8523_startup,
  306. .hw_params = wm8523_hw_params,
  307. .set_sysclk = wm8523_set_dai_sysclk,
  308. .set_fmt = wm8523_set_dai_fmt,
  309. };
  310. static struct snd_soc_dai_driver wm8523_dai = {
  311. .name = "wm8523-hifi",
  312. .playback = {
  313. .stream_name = "Playback",
  314. .channels_min = 2, /* Mono modes not yet supported */
  315. .channels_max = 2,
  316. .rates = WM8523_RATES,
  317. .formats = WM8523_FORMATS,
  318. },
  319. .ops = &wm8523_dai_ops,
  320. };
  321. #ifdef CONFIG_PM
  322. static int wm8523_suspend(struct snd_soc_codec *codec)
  323. {
  324. wm8523_set_bias_level(codec, SND_SOC_BIAS_OFF);
  325. return 0;
  326. }
  327. static int wm8523_resume(struct snd_soc_codec *codec)
  328. {
  329. wm8523_set_bias_level(codec, SND_SOC_BIAS_STANDBY);
  330. return 0;
  331. }
  332. #else
  333. #define wm8523_suspend NULL
  334. #define wm8523_resume NULL
  335. #endif
  336. static int wm8523_probe(struct snd_soc_codec *codec)
  337. {
  338. struct wm8523_priv *wm8523 = snd_soc_codec_get_drvdata(codec);
  339. int ret;
  340. wm8523->rate_constraint.list = &wm8523->rate_constraint_list[0];
  341. wm8523->rate_constraint.count =
  342. ARRAY_SIZE(wm8523->rate_constraint_list);
  343. ret = snd_soc_codec_set_cache_io(codec, 8, 16, SND_SOC_REGMAP);
  344. if (ret != 0) {
  345. dev_err(codec->dev, "Failed to set cache I/O: %d\n", ret);
  346. return ret;
  347. }
  348. /* Change some default settings - latch VU and enable ZC */
  349. snd_soc_update_bits(codec, WM8523_DAC_GAINR,
  350. WM8523_DACR_VU, WM8523_DACR_VU);
  351. snd_soc_update_bits(codec, WM8523_DAC_CTRL3, WM8523_ZC, WM8523_ZC);
  352. wm8523_set_bias_level(codec, SND_SOC_BIAS_STANDBY);
  353. return 0;
  354. }
  355. static int wm8523_remove(struct snd_soc_codec *codec)
  356. {
  357. wm8523_set_bias_level(codec, SND_SOC_BIAS_OFF);
  358. return 0;
  359. }
  360. static struct snd_soc_codec_driver soc_codec_dev_wm8523 = {
  361. .probe = wm8523_probe,
  362. .remove = wm8523_remove,
  363. .suspend = wm8523_suspend,
  364. .resume = wm8523_resume,
  365. .set_bias_level = wm8523_set_bias_level,
  366. .controls = wm8523_controls,
  367. .num_controls = ARRAY_SIZE(wm8523_controls),
  368. .dapm_widgets = wm8523_dapm_widgets,
  369. .num_dapm_widgets = ARRAY_SIZE(wm8523_dapm_widgets),
  370. .dapm_routes = wm8523_dapm_routes,
  371. .num_dapm_routes = ARRAY_SIZE(wm8523_dapm_routes),
  372. };
  373. static const struct of_device_id wm8523_of_match[] = {
  374. { .compatible = "wlf,wm8523" },
  375. { },
  376. };
  377. static const struct regmap_config wm8523_regmap = {
  378. .reg_bits = 8,
  379. .val_bits = 16,
  380. .max_register = WM8523_ZERO_DETECT,
  381. .reg_defaults = wm8523_reg_defaults,
  382. .num_reg_defaults = ARRAY_SIZE(wm8523_reg_defaults),
  383. .cache_type = REGCACHE_RBTREE,
  384. .volatile_reg = wm8523_volatile_register,
  385. };
  386. #if defined(CONFIG_I2C) || defined(CONFIG_I2C_MODULE)
  387. static int wm8523_i2c_probe(struct i2c_client *i2c,
  388. const struct i2c_device_id *id)
  389. {
  390. struct wm8523_priv *wm8523;
  391. unsigned int val;
  392. int ret, i;
  393. wm8523 = devm_kzalloc(&i2c->dev, sizeof(struct wm8523_priv),
  394. GFP_KERNEL);
  395. if (wm8523 == NULL)
  396. return -ENOMEM;
  397. wm8523->regmap = devm_regmap_init_i2c(i2c, &wm8523_regmap);
  398. if (IS_ERR(wm8523->regmap)) {
  399. ret = PTR_ERR(wm8523->regmap);
  400. dev_err(&i2c->dev, "Failed to create regmap: %d\n", ret);
  401. return ret;
  402. }
  403. for (i = 0; i < ARRAY_SIZE(wm8523->supplies); i++)
  404. wm8523->supplies[i].supply = wm8523_supply_names[i];
  405. ret = devm_regulator_bulk_get(&i2c->dev, ARRAY_SIZE(wm8523->supplies),
  406. wm8523->supplies);
  407. if (ret != 0) {
  408. dev_err(&i2c->dev, "Failed to request supplies: %d\n", ret);
  409. return ret;
  410. }
  411. ret = regulator_bulk_enable(ARRAY_SIZE(wm8523->supplies),
  412. wm8523->supplies);
  413. if (ret != 0) {
  414. dev_err(&i2c->dev, "Failed to enable supplies: %d\n", ret);
  415. return ret;
  416. }
  417. ret = regmap_read(wm8523->regmap, WM8523_DEVICE_ID, &val);
  418. if (ret < 0) {
  419. dev_err(&i2c->dev, "Failed to read ID register\n");
  420. goto err_enable;
  421. }
  422. if (val != 0x8523) {
  423. dev_err(&i2c->dev, "Device is not a WM8523, ID is %x\n", ret);
  424. ret = -EINVAL;
  425. goto err_enable;
  426. }
  427. ret = regmap_read(wm8523->regmap, WM8523_REVISION, &val);
  428. if (ret < 0) {
  429. dev_err(&i2c->dev, "Failed to read revision register\n");
  430. goto err_enable;
  431. }
  432. dev_info(&i2c->dev, "revision %c\n",
  433. (val & WM8523_CHIP_REV_MASK) + 'A');
  434. ret = regmap_write(wm8523->regmap, WM8523_DEVICE_ID, 0x8523);
  435. if (ret != 0) {
  436. dev_err(&i2c->dev, "Failed to reset device: %d\n", ret);
  437. goto err_enable;
  438. }
  439. regulator_bulk_disable(ARRAY_SIZE(wm8523->supplies), wm8523->supplies);
  440. i2c_set_clientdata(i2c, wm8523);
  441. ret = snd_soc_register_codec(&i2c->dev,
  442. &soc_codec_dev_wm8523, &wm8523_dai, 1);
  443. return ret;
  444. err_enable:
  445. regulator_bulk_disable(ARRAY_SIZE(wm8523->supplies), wm8523->supplies);
  446. return ret;
  447. }
  448. static int wm8523_i2c_remove(struct i2c_client *client)
  449. {
  450. snd_soc_unregister_codec(&client->dev);
  451. return 0;
  452. }
  453. static const struct i2c_device_id wm8523_i2c_id[] = {
  454. { "wm8523", 0 },
  455. { }
  456. };
  457. MODULE_DEVICE_TABLE(i2c, wm8523_i2c_id);
  458. static struct i2c_driver wm8523_i2c_driver = {
  459. .driver = {
  460. .name = "wm8523",
  461. .owner = THIS_MODULE,
  462. .of_match_table = wm8523_of_match,
  463. },
  464. .probe = wm8523_i2c_probe,
  465. .remove = wm8523_i2c_remove,
  466. .id_table = wm8523_i2c_id,
  467. };
  468. #endif
  469. static int __init wm8523_modinit(void)
  470. {
  471. int ret;
  472. #if defined(CONFIG_I2C) || defined(CONFIG_I2C_MODULE)
  473. ret = i2c_add_driver(&wm8523_i2c_driver);
  474. if (ret != 0) {
  475. printk(KERN_ERR "Failed to register WM8523 I2C driver: %d\n",
  476. ret);
  477. }
  478. #endif
  479. return 0;
  480. }
  481. module_init(wm8523_modinit);
  482. static void __exit wm8523_exit(void)
  483. {
  484. #if defined(CONFIG_I2C) || defined(CONFIG_I2C_MODULE)
  485. i2c_del_driver(&wm8523_i2c_driver);
  486. #endif
  487. }
  488. module_exit(wm8523_exit);
  489. MODULE_DESCRIPTION("ASoC WM8523 driver");
  490. MODULE_AUTHOR("Mark Brown <broonie@opensource.wolfsonmicro.com>");
  491. MODULE_LICENSE("GPL");