init.c 22 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812813814
  1. /*
  2. * This file is provided under a dual BSD/GPLv2 license. When using or
  3. * redistributing this file, you may do so under either license.
  4. *
  5. * GPL LICENSE SUMMARY
  6. *
  7. * Copyright(c) 2008 - 2011 Intel Corporation. All rights reserved.
  8. *
  9. * This program is free software; you can redistribute it and/or modify
  10. * it under the terms of version 2 of the GNU General Public License as
  11. * published by the Free Software Foundation.
  12. *
  13. * This program is distributed in the hope that it will be useful, but
  14. * WITHOUT ANY WARRANTY; without even the implied warranty of
  15. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
  16. * General Public License for more details.
  17. *
  18. * You should have received a copy of the GNU General Public License
  19. * along with this program; if not, write to the Free Software
  20. * Foundation, Inc., 51 Franklin St - Fifth Floor, Boston, MA 02110-1301 USA.
  21. * The full GNU General Public License is included in this distribution
  22. * in the file called LICENSE.GPL.
  23. *
  24. * BSD LICENSE
  25. *
  26. * Copyright(c) 2008 - 2011 Intel Corporation. All rights reserved.
  27. * All rights reserved.
  28. *
  29. * Redistribution and use in source and binary forms, with or without
  30. * modification, are permitted provided that the following conditions
  31. * are met:
  32. *
  33. * * Redistributions of source code must retain the above copyright
  34. * notice, this list of conditions and the following disclaimer.
  35. * * Redistributions in binary form must reproduce the above copyright
  36. * notice, this list of conditions and the following disclaimer in
  37. * the documentation and/or other materials provided with the
  38. * distribution.
  39. * * Neither the name of Intel Corporation nor the names of its
  40. * contributors may be used to endorse or promote products derived
  41. * from this software without specific prior written permission.
  42. *
  43. * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
  44. * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
  45. * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
  46. * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
  47. * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
  48. * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
  49. * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
  50. * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
  51. * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
  52. * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
  53. * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  54. */
  55. #include <linux/kernel.h>
  56. #include <linux/init.h>
  57. #include <linux/module.h>
  58. #include <linux/firmware.h>
  59. #include <linux/efi.h>
  60. #include <asm/string.h>
  61. #include <scsi/scsi_host.h>
  62. #include "host.h"
  63. #include "isci.h"
  64. #include "task.h"
  65. #include "probe_roms.h"
  66. #define MAJ 1
  67. #define MIN 1
  68. #define BUILD 0
  69. #define DRV_VERSION __stringify(MAJ) "." __stringify(MIN) "." \
  70. __stringify(BUILD)
  71. MODULE_VERSION(DRV_VERSION);
  72. static struct scsi_transport_template *isci_transport_template;
  73. static DEFINE_PCI_DEVICE_TABLE(isci_id_table) = {
  74. { PCI_VDEVICE(INTEL, 0x1D61),},
  75. { PCI_VDEVICE(INTEL, 0x1D63),},
  76. { PCI_VDEVICE(INTEL, 0x1D65),},
  77. { PCI_VDEVICE(INTEL, 0x1D67),},
  78. { PCI_VDEVICE(INTEL, 0x1D69),},
  79. { PCI_VDEVICE(INTEL, 0x1D6B),},
  80. { PCI_VDEVICE(INTEL, 0x1D60),},
  81. { PCI_VDEVICE(INTEL, 0x1D62),},
  82. { PCI_VDEVICE(INTEL, 0x1D64),},
  83. { PCI_VDEVICE(INTEL, 0x1D66),},
  84. { PCI_VDEVICE(INTEL, 0x1D68),},
  85. { PCI_VDEVICE(INTEL, 0x1D6A),},
  86. {}
  87. };
  88. MODULE_DEVICE_TABLE(pci, isci_id_table);
  89. /* linux isci specific settings */
  90. unsigned char no_outbound_task_to = 2;
  91. module_param(no_outbound_task_to, byte, 0);
  92. MODULE_PARM_DESC(no_outbound_task_to, "No Outbound Task Timeout (1us incr)");
  93. u16 ssp_max_occ_to = 20;
  94. module_param(ssp_max_occ_to, ushort, 0);
  95. MODULE_PARM_DESC(ssp_max_occ_to, "SSP Max occupancy timeout (100us incr)");
  96. u16 stp_max_occ_to = 5;
  97. module_param(stp_max_occ_to, ushort, 0);
  98. MODULE_PARM_DESC(stp_max_occ_to, "STP Max occupancy timeout (100us incr)");
  99. u16 ssp_inactive_to = 5;
  100. module_param(ssp_inactive_to, ushort, 0);
  101. MODULE_PARM_DESC(ssp_inactive_to, "SSP inactivity timeout (100us incr)");
  102. u16 stp_inactive_to = 5;
  103. module_param(stp_inactive_to, ushort, 0);
  104. MODULE_PARM_DESC(stp_inactive_to, "STP inactivity timeout (100us incr)");
  105. unsigned char phy_gen = SCIC_SDS_PARM_GEN2_SPEED;
  106. module_param(phy_gen, byte, 0);
  107. MODULE_PARM_DESC(phy_gen, "PHY generation (1: 1.5Gbps 2: 3.0Gbps 3: 6.0Gbps)");
  108. unsigned char max_concurr_spinup;
  109. module_param(max_concurr_spinup, byte, 0);
  110. MODULE_PARM_DESC(max_concurr_spinup, "Max concurrent device spinup");
  111. uint cable_selection_override = CABLE_OVERRIDE_DISABLED;
  112. module_param(cable_selection_override, uint, 0);
  113. MODULE_PARM_DESC(cable_selection_override,
  114. "This field indicates length of the SAS/SATA cable between "
  115. "host and device. If any bits > 15 are set (default) "
  116. "indicates \"use platform defaults\"");
  117. static ssize_t isci_show_id(struct device *dev, struct device_attribute *attr, char *buf)
  118. {
  119. struct Scsi_Host *shost = container_of(dev, typeof(*shost), shost_dev);
  120. struct sas_ha_struct *sas_ha = SHOST_TO_SAS_HA(shost);
  121. struct isci_host *ihost = container_of(sas_ha, typeof(*ihost), sas_ha);
  122. return snprintf(buf, PAGE_SIZE, "%d\n", ihost->id);
  123. }
  124. static DEVICE_ATTR(isci_id, S_IRUGO, isci_show_id, NULL);
  125. struct device_attribute *isci_host_attrs[] = {
  126. &dev_attr_isci_id,
  127. NULL
  128. };
  129. static struct scsi_host_template isci_sht = {
  130. .module = THIS_MODULE,
  131. .name = DRV_NAME,
  132. .proc_name = DRV_NAME,
  133. .queuecommand = sas_queuecommand,
  134. .target_alloc = sas_target_alloc,
  135. .slave_configure = sas_slave_configure,
  136. .scan_finished = isci_host_scan_finished,
  137. .scan_start = isci_host_start,
  138. .change_queue_depth = sas_change_queue_depth,
  139. .change_queue_type = sas_change_queue_type,
  140. .bios_param = sas_bios_param,
  141. .can_queue = ISCI_CAN_QUEUE_VAL,
  142. .cmd_per_lun = 1,
  143. .this_id = -1,
  144. .sg_tablesize = SG_ALL,
  145. .max_sectors = SCSI_DEFAULT_MAX_SECTORS,
  146. .use_clustering = ENABLE_CLUSTERING,
  147. .eh_abort_handler = sas_eh_abort_handler,
  148. .eh_device_reset_handler = sas_eh_device_reset_handler,
  149. .eh_bus_reset_handler = sas_eh_bus_reset_handler,
  150. .target_destroy = sas_target_destroy,
  151. .ioctl = sas_ioctl,
  152. .shost_attrs = isci_host_attrs,
  153. };
  154. static struct sas_domain_function_template isci_transport_ops = {
  155. /* The class calls these to notify the LLDD of an event. */
  156. .lldd_port_formed = isci_port_formed,
  157. .lldd_port_deformed = isci_port_deformed,
  158. /* The class calls these when a device is found or gone. */
  159. .lldd_dev_found = isci_remote_device_found,
  160. .lldd_dev_gone = isci_remote_device_gone,
  161. .lldd_execute_task = isci_task_execute_task,
  162. /* Task Management Functions. Must be called from process context. */
  163. .lldd_abort_task = isci_task_abort_task,
  164. .lldd_abort_task_set = isci_task_abort_task_set,
  165. .lldd_clear_aca = isci_task_clear_aca,
  166. .lldd_clear_task_set = isci_task_clear_task_set,
  167. .lldd_I_T_nexus_reset = isci_task_I_T_nexus_reset,
  168. .lldd_lu_reset = isci_task_lu_reset,
  169. .lldd_query_task = isci_task_query_task,
  170. /* ata recovery called from ata-eh */
  171. .lldd_ata_check_ready = isci_ata_check_ready,
  172. /* Port and Adapter management */
  173. .lldd_clear_nexus_port = isci_task_clear_nexus_port,
  174. .lldd_clear_nexus_ha = isci_task_clear_nexus_ha,
  175. /* Phy management */
  176. .lldd_control_phy = isci_phy_control,
  177. /* GPIO support */
  178. .lldd_write_gpio = isci_gpio_write,
  179. };
  180. /******************************************************************************
  181. * P R O T E C T E D M E T H O D S
  182. ******************************************************************************/
  183. /**
  184. * isci_register_sas_ha() - This method initializes various lldd
  185. * specific members of the sas_ha struct and calls the libsas
  186. * sas_register_ha() function.
  187. * @isci_host: This parameter specifies the lldd specific wrapper for the
  188. * libsas sas_ha struct.
  189. *
  190. * This method returns an error code indicating success or failure. The user
  191. * should check for possible memory allocation error return otherwise, a zero
  192. * indicates success.
  193. */
  194. static int isci_register_sas_ha(struct isci_host *isci_host)
  195. {
  196. int i;
  197. struct sas_ha_struct *sas_ha = &(isci_host->sas_ha);
  198. struct asd_sas_phy **sas_phys;
  199. struct asd_sas_port **sas_ports;
  200. sas_phys = devm_kzalloc(&isci_host->pdev->dev,
  201. SCI_MAX_PHYS * sizeof(void *),
  202. GFP_KERNEL);
  203. if (!sas_phys)
  204. return -ENOMEM;
  205. sas_ports = devm_kzalloc(&isci_host->pdev->dev,
  206. SCI_MAX_PORTS * sizeof(void *),
  207. GFP_KERNEL);
  208. if (!sas_ports)
  209. return -ENOMEM;
  210. sas_ha->sas_ha_name = DRV_NAME;
  211. sas_ha->lldd_module = THIS_MODULE;
  212. sas_ha->sas_addr = &isci_host->phys[0].sas_addr[0];
  213. for (i = 0; i < SCI_MAX_PHYS; i++) {
  214. sas_phys[i] = &isci_host->phys[i].sas_phy;
  215. sas_ports[i] = &isci_host->sas_ports[i];
  216. }
  217. sas_ha->sas_phy = sas_phys;
  218. sas_ha->sas_port = sas_ports;
  219. sas_ha->num_phys = SCI_MAX_PHYS;
  220. sas_ha->lldd_queue_size = ISCI_CAN_QUEUE_VAL;
  221. sas_ha->lldd_max_execute_num = 1;
  222. sas_ha->strict_wide_ports = 1;
  223. sas_register_ha(sas_ha);
  224. return 0;
  225. }
  226. static void isci_unregister(struct isci_host *isci_host)
  227. {
  228. struct Scsi_Host *shost;
  229. if (!isci_host)
  230. return;
  231. sas_unregister_ha(&isci_host->sas_ha);
  232. shost = to_shost(isci_host);
  233. sas_remove_host(shost);
  234. scsi_remove_host(shost);
  235. scsi_host_put(shost);
  236. }
  237. static int isci_pci_init(struct pci_dev *pdev)
  238. {
  239. int err, bar_num, bar_mask = 0;
  240. void __iomem * const *iomap;
  241. err = pcim_enable_device(pdev);
  242. if (err) {
  243. dev_err(&pdev->dev,
  244. "failed enable PCI device %s!\n",
  245. pci_name(pdev));
  246. return err;
  247. }
  248. for (bar_num = 0; bar_num < SCI_PCI_BAR_COUNT; bar_num++)
  249. bar_mask |= 1 << (bar_num * 2);
  250. err = pcim_iomap_regions(pdev, bar_mask, DRV_NAME);
  251. if (err)
  252. return err;
  253. iomap = pcim_iomap_table(pdev);
  254. if (!iomap)
  255. return -ENOMEM;
  256. pci_set_master(pdev);
  257. err = pci_set_dma_mask(pdev, DMA_BIT_MASK(64));
  258. if (err) {
  259. err = pci_set_dma_mask(pdev, DMA_BIT_MASK(32));
  260. if (err)
  261. return err;
  262. }
  263. err = pci_set_consistent_dma_mask(pdev, DMA_BIT_MASK(64));
  264. if (err) {
  265. err = pci_set_consistent_dma_mask(pdev, DMA_BIT_MASK(32));
  266. if (err)
  267. return err;
  268. }
  269. return 0;
  270. }
  271. static int num_controllers(struct pci_dev *pdev)
  272. {
  273. /* bar size alone can tell us if we are running with a dual controller
  274. * part, no need to trust revision ids that might be under broken firmware
  275. * control
  276. */
  277. resource_size_t scu_bar_size = pci_resource_len(pdev, SCI_SCU_BAR*2);
  278. resource_size_t smu_bar_size = pci_resource_len(pdev, SCI_SMU_BAR*2);
  279. if (scu_bar_size >= SCI_SCU_BAR_SIZE*SCI_MAX_CONTROLLERS &&
  280. smu_bar_size >= SCI_SMU_BAR_SIZE*SCI_MAX_CONTROLLERS)
  281. return SCI_MAX_CONTROLLERS;
  282. else
  283. return 1;
  284. }
  285. static int isci_setup_interrupts(struct pci_dev *pdev)
  286. {
  287. int err, i, num_msix;
  288. struct isci_host *ihost;
  289. struct isci_pci_info *pci_info = to_pci_info(pdev);
  290. /*
  291. * Determine the number of vectors associated with this
  292. * PCI function.
  293. */
  294. num_msix = num_controllers(pdev) * SCI_NUM_MSI_X_INT;
  295. for (i = 0; i < num_msix; i++)
  296. pci_info->msix_entries[i].entry = i;
  297. err = pci_enable_msix(pdev, pci_info->msix_entries, num_msix);
  298. if (err)
  299. goto intx;
  300. for (i = 0; i < num_msix; i++) {
  301. int id = i / SCI_NUM_MSI_X_INT;
  302. struct msix_entry *msix = &pci_info->msix_entries[i];
  303. irq_handler_t isr;
  304. ihost = pci_info->hosts[id];
  305. /* odd numbered vectors are error interrupts */
  306. if (i & 1)
  307. isr = isci_error_isr;
  308. else
  309. isr = isci_msix_isr;
  310. err = devm_request_irq(&pdev->dev, msix->vector, isr, 0,
  311. DRV_NAME"-msix", ihost);
  312. if (!err)
  313. continue;
  314. dev_info(&pdev->dev, "msix setup failed falling back to intx\n");
  315. while (i--) {
  316. id = i / SCI_NUM_MSI_X_INT;
  317. ihost = pci_info->hosts[id];
  318. msix = &pci_info->msix_entries[i];
  319. devm_free_irq(&pdev->dev, msix->vector, ihost);
  320. }
  321. pci_disable_msix(pdev);
  322. goto intx;
  323. }
  324. return 0;
  325. intx:
  326. for_each_isci_host(i, ihost, pdev) {
  327. err = devm_request_irq(&pdev->dev, pdev->irq, isci_intx_isr,
  328. IRQF_SHARED, DRV_NAME"-intx", ihost);
  329. if (err)
  330. break;
  331. }
  332. return err;
  333. }
  334. static void isci_user_parameters_get(struct sci_user_parameters *u)
  335. {
  336. int i;
  337. for (i = 0; i < SCI_MAX_PHYS; i++) {
  338. struct sci_phy_user_params *u_phy = &u->phys[i];
  339. u_phy->max_speed_generation = phy_gen;
  340. /* we are not exporting these for now */
  341. u_phy->align_insertion_frequency = 0x7f;
  342. u_phy->in_connection_align_insertion_frequency = 0xff;
  343. u_phy->notify_enable_spin_up_insertion_frequency = 0x33;
  344. }
  345. u->stp_inactivity_timeout = stp_inactive_to;
  346. u->ssp_inactivity_timeout = ssp_inactive_to;
  347. u->stp_max_occupancy_timeout = stp_max_occ_to;
  348. u->ssp_max_occupancy_timeout = ssp_max_occ_to;
  349. u->no_outbound_task_timeout = no_outbound_task_to;
  350. u->max_concurr_spinup = max_concurr_spinup;
  351. }
  352. static enum sci_status sci_user_parameters_set(struct isci_host *ihost,
  353. struct sci_user_parameters *sci_parms)
  354. {
  355. u16 index;
  356. /*
  357. * Validate the user parameters. If they are not legal, then
  358. * return a failure.
  359. */
  360. for (index = 0; index < SCI_MAX_PHYS; index++) {
  361. struct sci_phy_user_params *u;
  362. u = &sci_parms->phys[index];
  363. if (!((u->max_speed_generation <= SCIC_SDS_PARM_MAX_SPEED) &&
  364. (u->max_speed_generation > SCIC_SDS_PARM_NO_SPEED)))
  365. return SCI_FAILURE_INVALID_PARAMETER_VALUE;
  366. if (u->in_connection_align_insertion_frequency < 3)
  367. return SCI_FAILURE_INVALID_PARAMETER_VALUE;
  368. if ((u->in_connection_align_insertion_frequency < 3) ||
  369. (u->align_insertion_frequency == 0) ||
  370. (u->notify_enable_spin_up_insertion_frequency == 0))
  371. return SCI_FAILURE_INVALID_PARAMETER_VALUE;
  372. }
  373. if ((sci_parms->stp_inactivity_timeout == 0) ||
  374. (sci_parms->ssp_inactivity_timeout == 0) ||
  375. (sci_parms->stp_max_occupancy_timeout == 0) ||
  376. (sci_parms->ssp_max_occupancy_timeout == 0) ||
  377. (sci_parms->no_outbound_task_timeout == 0))
  378. return SCI_FAILURE_INVALID_PARAMETER_VALUE;
  379. memcpy(&ihost->user_parameters, sci_parms, sizeof(*sci_parms));
  380. return SCI_SUCCESS;
  381. }
  382. static void sci_oem_defaults(struct isci_host *ihost)
  383. {
  384. /* these defaults are overridden by the platform / firmware */
  385. struct sci_user_parameters *user = &ihost->user_parameters;
  386. struct sci_oem_params *oem = &ihost->oem_parameters;
  387. int i;
  388. /* Default to APC mode. */
  389. oem->controller.mode_type = SCIC_PORT_AUTOMATIC_CONFIGURATION_MODE;
  390. /* Default to APC mode. */
  391. oem->controller.max_concurr_spin_up = 1;
  392. /* Default to no SSC operation. */
  393. oem->controller.do_enable_ssc = false;
  394. /* Default to short cables on all phys. */
  395. oem->controller.cable_selection_mask = 0;
  396. /* Initialize all of the port parameter information to narrow ports. */
  397. for (i = 0; i < SCI_MAX_PORTS; i++)
  398. oem->ports[i].phy_mask = 0;
  399. /* Initialize all of the phy parameter information. */
  400. for (i = 0; i < SCI_MAX_PHYS; i++) {
  401. /* Default to 3G (i.e. Gen 2). */
  402. user->phys[i].max_speed_generation = SCIC_SDS_PARM_GEN2_SPEED;
  403. /* the frequencies cannot be 0 */
  404. user->phys[i].align_insertion_frequency = 0x7f;
  405. user->phys[i].in_connection_align_insertion_frequency = 0xff;
  406. user->phys[i].notify_enable_spin_up_insertion_frequency = 0x33;
  407. /* Previous Vitesse based expanders had a arbitration issue that
  408. * is worked around by having the upper 32-bits of SAS address
  409. * with a value greater then the Vitesse company identifier.
  410. * Hence, usage of 0x5FCFFFFF.
  411. */
  412. oem->phys[i].sas_address.low = 0x1 + ihost->id;
  413. oem->phys[i].sas_address.high = 0x5FCFFFFF;
  414. }
  415. user->stp_inactivity_timeout = 5;
  416. user->ssp_inactivity_timeout = 5;
  417. user->stp_max_occupancy_timeout = 5;
  418. user->ssp_max_occupancy_timeout = 20;
  419. user->no_outbound_task_timeout = 2;
  420. }
  421. static struct isci_host *isci_host_alloc(struct pci_dev *pdev, int id)
  422. {
  423. struct isci_orom *orom = to_pci_info(pdev)->orom;
  424. struct sci_user_parameters sci_user_params;
  425. u8 oem_version = ISCI_ROM_VER_1_0;
  426. struct isci_host *ihost;
  427. struct Scsi_Host *shost;
  428. int err, i;
  429. ihost = devm_kzalloc(&pdev->dev, sizeof(*ihost), GFP_KERNEL);
  430. if (!ihost)
  431. return NULL;
  432. ihost->pdev = pdev;
  433. ihost->id = id;
  434. spin_lock_init(&ihost->scic_lock);
  435. init_waitqueue_head(&ihost->eventq);
  436. ihost->sas_ha.dev = &ihost->pdev->dev;
  437. ihost->sas_ha.lldd_ha = ihost;
  438. tasklet_init(&ihost->completion_tasklet,
  439. isci_host_completion_routine, (unsigned long)ihost);
  440. /* validate module parameters */
  441. /* TODO: kill struct sci_user_parameters and reference directly */
  442. sci_oem_defaults(ihost);
  443. isci_user_parameters_get(&sci_user_params);
  444. if (sci_user_parameters_set(ihost, &sci_user_params)) {
  445. dev_warn(&pdev->dev,
  446. "%s: sci_user_parameters_set failed\n", __func__);
  447. return NULL;
  448. }
  449. /* sanity check platform (or 'firmware') oem parameters */
  450. if (orom) {
  451. if (id < 0 || id >= SCI_MAX_CONTROLLERS || id > orom->hdr.num_elements) {
  452. dev_warn(&pdev->dev, "parsing firmware oem parameters failed\n");
  453. return NULL;
  454. }
  455. ihost->oem_parameters = orom->ctrl[id];
  456. oem_version = orom->hdr.version;
  457. }
  458. /* validate oem parameters (platform, firmware, or built-in defaults) */
  459. if (sci_oem_parameters_validate(&ihost->oem_parameters, oem_version)) {
  460. dev_warn(&pdev->dev, "oem parameter validation failed\n");
  461. return NULL;
  462. }
  463. for (i = 0; i < SCI_MAX_PORTS; i++) {
  464. struct isci_port *iport = &ihost->ports[i];
  465. INIT_LIST_HEAD(&iport->remote_dev_list);
  466. iport->isci_host = ihost;
  467. }
  468. for (i = 0; i < SCI_MAX_PHYS; i++)
  469. isci_phy_init(&ihost->phys[i], ihost, i);
  470. for (i = 0; i < SCI_MAX_REMOTE_DEVICES; i++) {
  471. struct isci_remote_device *idev = &ihost->devices[i];
  472. INIT_LIST_HEAD(&idev->node);
  473. }
  474. shost = scsi_host_alloc(&isci_sht, sizeof(void *));
  475. if (!shost)
  476. return NULL;
  477. dev_info(&pdev->dev, "%sSCU controller %d: phy 3-0 cables: "
  478. "{%s, %s, %s, %s}\n",
  479. (is_cable_select_overridden() ? "* " : ""), ihost->id,
  480. lookup_cable_names(decode_cable_selection(ihost, 3)),
  481. lookup_cable_names(decode_cable_selection(ihost, 2)),
  482. lookup_cable_names(decode_cable_selection(ihost, 1)),
  483. lookup_cable_names(decode_cable_selection(ihost, 0)));
  484. err = isci_host_init(ihost);
  485. if (err)
  486. goto err_shost;
  487. SHOST_TO_SAS_HA(shost) = &ihost->sas_ha;
  488. ihost->sas_ha.core.shost = shost;
  489. shost->transportt = isci_transport_template;
  490. shost->max_id = ~0;
  491. shost->max_lun = ~0;
  492. shost->max_cmd_len = MAX_COMMAND_SIZE;
  493. err = scsi_add_host(shost, &pdev->dev);
  494. if (err)
  495. goto err_shost;
  496. err = isci_register_sas_ha(ihost);
  497. if (err)
  498. goto err_shost_remove;
  499. return ihost;
  500. err_shost_remove:
  501. scsi_remove_host(shost);
  502. err_shost:
  503. scsi_host_put(shost);
  504. return NULL;
  505. }
  506. static int isci_pci_probe(struct pci_dev *pdev, const struct pci_device_id *id)
  507. {
  508. struct isci_pci_info *pci_info;
  509. int err, i;
  510. struct isci_host *isci_host;
  511. const struct firmware *fw = NULL;
  512. struct isci_orom *orom = NULL;
  513. char *source = "(platform)";
  514. dev_info(&pdev->dev, "driver configured for rev: %d silicon\n",
  515. pdev->revision);
  516. pci_info = devm_kzalloc(&pdev->dev, sizeof(*pci_info), GFP_KERNEL);
  517. if (!pci_info)
  518. return -ENOMEM;
  519. pci_set_drvdata(pdev, pci_info);
  520. if (efi_enabled(EFI_RUNTIME_SERVICES))
  521. orom = isci_get_efi_var(pdev);
  522. if (!orom)
  523. orom = isci_request_oprom(pdev);
  524. for (i = 0; orom && i < num_controllers(pdev); i++) {
  525. if (sci_oem_parameters_validate(&orom->ctrl[i],
  526. orom->hdr.version)) {
  527. dev_warn(&pdev->dev,
  528. "[%d]: invalid oem parameters detected, falling back to firmware\n", i);
  529. orom = NULL;
  530. break;
  531. }
  532. }
  533. if (!orom) {
  534. source = "(firmware)";
  535. orom = isci_request_firmware(pdev, fw);
  536. if (!orom) {
  537. /* TODO convert this to WARN_TAINT_ONCE once the
  538. * orom/efi parameter support is widely available
  539. */
  540. dev_warn(&pdev->dev,
  541. "Loading user firmware failed, using default "
  542. "values\n");
  543. dev_warn(&pdev->dev,
  544. "Default OEM configuration being used: 4 "
  545. "narrow ports, and default SAS Addresses\n");
  546. }
  547. }
  548. if (orom)
  549. dev_info(&pdev->dev,
  550. "OEM SAS parameters (version: %u.%u) loaded %s\n",
  551. (orom->hdr.version & 0xf0) >> 4,
  552. (orom->hdr.version & 0xf), source);
  553. pci_info->orom = orom;
  554. err = isci_pci_init(pdev);
  555. if (err)
  556. return err;
  557. for (i = 0; i < num_controllers(pdev); i++) {
  558. struct isci_host *h = isci_host_alloc(pdev, i);
  559. if (!h) {
  560. err = -ENOMEM;
  561. goto err_host_alloc;
  562. }
  563. pci_info->hosts[i] = h;
  564. /* turn on DIF support */
  565. scsi_host_set_prot(to_shost(h),
  566. SHOST_DIF_TYPE1_PROTECTION |
  567. SHOST_DIF_TYPE2_PROTECTION |
  568. SHOST_DIF_TYPE3_PROTECTION);
  569. scsi_host_set_guard(to_shost(h), SHOST_DIX_GUARD_CRC);
  570. }
  571. err = isci_setup_interrupts(pdev);
  572. if (err)
  573. goto err_host_alloc;
  574. for_each_isci_host(i, isci_host, pdev)
  575. scsi_scan_host(to_shost(isci_host));
  576. return 0;
  577. err_host_alloc:
  578. for_each_isci_host(i, isci_host, pdev)
  579. isci_unregister(isci_host);
  580. return err;
  581. }
  582. static void isci_pci_remove(struct pci_dev *pdev)
  583. {
  584. struct isci_host *ihost;
  585. int i;
  586. for_each_isci_host(i, ihost, pdev) {
  587. wait_for_start(ihost);
  588. isci_unregister(ihost);
  589. isci_host_deinit(ihost);
  590. }
  591. }
  592. #ifdef CONFIG_PM
  593. static int isci_suspend(struct device *dev)
  594. {
  595. struct pci_dev *pdev = to_pci_dev(dev);
  596. struct isci_host *ihost;
  597. int i;
  598. for_each_isci_host(i, ihost, pdev) {
  599. sas_suspend_ha(&ihost->sas_ha);
  600. isci_host_deinit(ihost);
  601. }
  602. pci_save_state(pdev);
  603. pci_disable_device(pdev);
  604. pci_set_power_state(pdev, PCI_D3hot);
  605. return 0;
  606. }
  607. static int isci_resume(struct device *dev)
  608. {
  609. struct pci_dev *pdev = to_pci_dev(dev);
  610. struct isci_host *ihost;
  611. int rc, i;
  612. pci_set_power_state(pdev, PCI_D0);
  613. pci_restore_state(pdev);
  614. rc = pcim_enable_device(pdev);
  615. if (rc) {
  616. dev_err(&pdev->dev,
  617. "enabling device failure after resume(%d)\n", rc);
  618. return rc;
  619. }
  620. pci_set_master(pdev);
  621. for_each_isci_host(i, ihost, pdev) {
  622. sas_prep_resume_ha(&ihost->sas_ha);
  623. isci_host_init(ihost);
  624. isci_host_start(ihost->sas_ha.core.shost);
  625. wait_for_start(ihost);
  626. sas_resume_ha(&ihost->sas_ha);
  627. }
  628. return 0;
  629. }
  630. static SIMPLE_DEV_PM_OPS(isci_pm_ops, isci_suspend, isci_resume);
  631. #endif
  632. static struct pci_driver isci_pci_driver = {
  633. .name = DRV_NAME,
  634. .id_table = isci_id_table,
  635. .probe = isci_pci_probe,
  636. .remove = isci_pci_remove,
  637. #ifdef CONFIG_PM
  638. .driver.pm = &isci_pm_ops,
  639. #endif
  640. };
  641. static __init int isci_init(void)
  642. {
  643. int err;
  644. pr_info("%s: Intel(R) C600 SAS Controller Driver - version %s\n",
  645. DRV_NAME, DRV_VERSION);
  646. isci_transport_template = sas_domain_attach_transport(&isci_transport_ops);
  647. if (!isci_transport_template)
  648. return -ENOMEM;
  649. err = pci_register_driver(&isci_pci_driver);
  650. if (err)
  651. sas_release_transport(isci_transport_template);
  652. return err;
  653. }
  654. static __exit void isci_exit(void)
  655. {
  656. pci_unregister_driver(&isci_pci_driver);
  657. sas_release_transport(isci_transport_template);
  658. }
  659. MODULE_LICENSE("Dual BSD/GPL");
  660. MODULE_FIRMWARE(ISCI_FW_NAME);
  661. module_init(isci_init);
  662. module_exit(isci_exit);