rtc-rs5c372.c 18 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703
  1. /*
  2. * An I2C driver for Ricoh RS5C372, R2025S/D and RV5C38[67] RTCs
  3. *
  4. * Copyright (C) 2005 Pavel Mironchik <pmironchik@optifacio.net>
  5. * Copyright (C) 2006 Tower Technologies
  6. * Copyright (C) 2008 Paul Mundt
  7. *
  8. * This program is free software; you can redistribute it and/or modify
  9. * it under the terms of the GNU General Public License version 2 as
  10. * published by the Free Software Foundation.
  11. */
  12. #include <linux/i2c.h>
  13. #include <linux/rtc.h>
  14. #include <linux/bcd.h>
  15. #include <linux/slab.h>
  16. #include <linux/module.h>
  17. #define DRV_VERSION "0.6"
  18. /*
  19. * Ricoh has a family of I2C based RTCs, which differ only slightly from
  20. * each other. Differences center on pinout (e.g. how many interrupts,
  21. * output clock, etc) and how the control registers are used. The '372
  22. * is significant only because that's the one this driver first supported.
  23. */
  24. #define RS5C372_REG_SECS 0
  25. #define RS5C372_REG_MINS 1
  26. #define RS5C372_REG_HOURS 2
  27. #define RS5C372_REG_WDAY 3
  28. #define RS5C372_REG_DAY 4
  29. #define RS5C372_REG_MONTH 5
  30. #define RS5C372_REG_YEAR 6
  31. #define RS5C372_REG_TRIM 7
  32. # define RS5C372_TRIM_XSL 0x80
  33. # define RS5C372_TRIM_MASK 0x7F
  34. #define RS5C_REG_ALARM_A_MIN 8 /* or ALARM_W */
  35. #define RS5C_REG_ALARM_A_HOURS 9
  36. #define RS5C_REG_ALARM_A_WDAY 10
  37. #define RS5C_REG_ALARM_B_MIN 11 /* or ALARM_D */
  38. #define RS5C_REG_ALARM_B_HOURS 12
  39. #define RS5C_REG_ALARM_B_WDAY 13 /* (ALARM_B only) */
  40. #define RS5C_REG_CTRL1 14
  41. # define RS5C_CTRL1_AALE (1 << 7) /* or WALE */
  42. # define RS5C_CTRL1_BALE (1 << 6) /* or DALE */
  43. # define RV5C387_CTRL1_24 (1 << 5)
  44. # define RS5C372A_CTRL1_SL1 (1 << 5)
  45. # define RS5C_CTRL1_CT_MASK (7 << 0)
  46. # define RS5C_CTRL1_CT0 (0 << 0) /* no periodic irq */
  47. # define RS5C_CTRL1_CT4 (4 << 0) /* 1 Hz level irq */
  48. #define RS5C_REG_CTRL2 15
  49. # define RS5C372_CTRL2_24 (1 << 5)
  50. # define R2025_CTRL2_XST (1 << 5)
  51. # define RS5C_CTRL2_XSTP (1 << 4) /* only if !R2025S/D */
  52. # define RS5C_CTRL2_CTFG (1 << 2)
  53. # define RS5C_CTRL2_AAFG (1 << 1) /* or WAFG */
  54. # define RS5C_CTRL2_BAFG (1 << 0) /* or DAFG */
  55. /* to read (style 1) or write registers starting at R */
  56. #define RS5C_ADDR(R) (((R) << 4) | 0)
  57. enum rtc_type {
  58. rtc_undef = 0,
  59. rtc_r2025sd,
  60. rtc_rs5c372a,
  61. rtc_rs5c372b,
  62. rtc_rv5c386,
  63. rtc_rv5c387a,
  64. };
  65. static const struct i2c_device_id rs5c372_id[] = {
  66. { "r2025sd", rtc_r2025sd },
  67. { "rs5c372a", rtc_rs5c372a },
  68. { "rs5c372b", rtc_rs5c372b },
  69. { "rv5c386", rtc_rv5c386 },
  70. { "rv5c387a", rtc_rv5c387a },
  71. { }
  72. };
  73. MODULE_DEVICE_TABLE(i2c, rs5c372_id);
  74. /* REVISIT: this assumes that:
  75. * - we're in the 21st century, so it's safe to ignore the century
  76. * bit for rv5c38[67] (REG_MONTH bit 7);
  77. * - we should use ALARM_A not ALARM_B (may be wrong on some boards)
  78. */
  79. struct rs5c372 {
  80. struct i2c_client *client;
  81. struct rtc_device *rtc;
  82. enum rtc_type type;
  83. unsigned time24:1;
  84. unsigned has_irq:1;
  85. unsigned smbus:1;
  86. char buf[17];
  87. char *regs;
  88. };
  89. static int rs5c_get_regs(struct rs5c372 *rs5c)
  90. {
  91. struct i2c_client *client = rs5c->client;
  92. struct i2c_msg msgs[] = {
  93. {
  94. .addr = client->addr,
  95. .flags = I2C_M_RD,
  96. .len = sizeof(rs5c->buf),
  97. .buf = rs5c->buf
  98. },
  99. };
  100. /* This implements the third reading method from the datasheet, using
  101. * an internal address that's reset after each transaction (by STOP)
  102. * to 0x0f ... so we read extra registers, and skip the first one.
  103. *
  104. * The first method doesn't work with the iop3xx adapter driver, on at
  105. * least 80219 chips; this works around that bug.
  106. *
  107. * The third method on the other hand doesn't work for the SMBus-only
  108. * configurations, so we use the the first method there, stripping off
  109. * the extra register in the process.
  110. */
  111. if (rs5c->smbus) {
  112. int addr = RS5C_ADDR(RS5C372_REG_SECS);
  113. int size = sizeof(rs5c->buf) - 1;
  114. if (i2c_smbus_read_i2c_block_data(client, addr, size,
  115. rs5c->buf + 1) != size) {
  116. dev_warn(&client->dev, "can't read registers\n");
  117. return -EIO;
  118. }
  119. } else {
  120. if ((i2c_transfer(client->adapter, msgs, 1)) != 1) {
  121. dev_warn(&client->dev, "can't read registers\n");
  122. return -EIO;
  123. }
  124. }
  125. dev_dbg(&client->dev,
  126. "%02x %02x %02x (%02x) %02x %02x %02x (%02x), "
  127. "%02x %02x %02x, %02x %02x %02x; %02x %02x\n",
  128. rs5c->regs[0], rs5c->regs[1], rs5c->regs[2], rs5c->regs[3],
  129. rs5c->regs[4], rs5c->regs[5], rs5c->regs[6], rs5c->regs[7],
  130. rs5c->regs[8], rs5c->regs[9], rs5c->regs[10], rs5c->regs[11],
  131. rs5c->regs[12], rs5c->regs[13], rs5c->regs[14], rs5c->regs[15]);
  132. return 0;
  133. }
  134. static unsigned rs5c_reg2hr(struct rs5c372 *rs5c, unsigned reg)
  135. {
  136. unsigned hour;
  137. if (rs5c->time24)
  138. return bcd2bin(reg & 0x3f);
  139. hour = bcd2bin(reg & 0x1f);
  140. if (hour == 12)
  141. hour = 0;
  142. if (reg & 0x20)
  143. hour += 12;
  144. return hour;
  145. }
  146. static unsigned rs5c_hr2reg(struct rs5c372 *rs5c, unsigned hour)
  147. {
  148. if (rs5c->time24)
  149. return bin2bcd(hour);
  150. if (hour > 12)
  151. return 0x20 | bin2bcd(hour - 12);
  152. if (hour == 12)
  153. return 0x20 | bin2bcd(12);
  154. if (hour == 0)
  155. return bin2bcd(12);
  156. return bin2bcd(hour);
  157. }
  158. static int rs5c372_get_datetime(struct i2c_client *client, struct rtc_time *tm)
  159. {
  160. struct rs5c372 *rs5c = i2c_get_clientdata(client);
  161. int status = rs5c_get_regs(rs5c);
  162. if (status < 0)
  163. return status;
  164. tm->tm_sec = bcd2bin(rs5c->regs[RS5C372_REG_SECS] & 0x7f);
  165. tm->tm_min = bcd2bin(rs5c->regs[RS5C372_REG_MINS] & 0x7f);
  166. tm->tm_hour = rs5c_reg2hr(rs5c, rs5c->regs[RS5C372_REG_HOURS]);
  167. tm->tm_wday = bcd2bin(rs5c->regs[RS5C372_REG_WDAY] & 0x07);
  168. tm->tm_mday = bcd2bin(rs5c->regs[RS5C372_REG_DAY] & 0x3f);
  169. /* tm->tm_mon is zero-based */
  170. tm->tm_mon = bcd2bin(rs5c->regs[RS5C372_REG_MONTH] & 0x1f) - 1;
  171. /* year is 1900 + tm->tm_year */
  172. tm->tm_year = bcd2bin(rs5c->regs[RS5C372_REG_YEAR]) + 100;
  173. dev_dbg(&client->dev, "%s: tm is secs=%d, mins=%d, hours=%d, "
  174. "mday=%d, mon=%d, year=%d, wday=%d\n",
  175. __func__,
  176. tm->tm_sec, tm->tm_min, tm->tm_hour,
  177. tm->tm_mday, tm->tm_mon, tm->tm_year, tm->tm_wday);
  178. /* rtc might need initialization */
  179. return rtc_valid_tm(tm);
  180. }
  181. static int rs5c372_set_datetime(struct i2c_client *client, struct rtc_time *tm)
  182. {
  183. struct rs5c372 *rs5c = i2c_get_clientdata(client);
  184. unsigned char buf[7];
  185. int addr;
  186. dev_dbg(&client->dev, "%s: tm is secs=%d, mins=%d, hours=%d "
  187. "mday=%d, mon=%d, year=%d, wday=%d\n",
  188. __func__,
  189. tm->tm_sec, tm->tm_min, tm->tm_hour,
  190. tm->tm_mday, tm->tm_mon, tm->tm_year, tm->tm_wday);
  191. addr = RS5C_ADDR(RS5C372_REG_SECS);
  192. buf[0] = bin2bcd(tm->tm_sec);
  193. buf[1] = bin2bcd(tm->tm_min);
  194. buf[2] = rs5c_hr2reg(rs5c, tm->tm_hour);
  195. buf[3] = bin2bcd(tm->tm_wday);
  196. buf[4] = bin2bcd(tm->tm_mday);
  197. buf[5] = bin2bcd(tm->tm_mon + 1);
  198. buf[6] = bin2bcd(tm->tm_year - 100);
  199. if (i2c_smbus_write_i2c_block_data(client, addr, sizeof(buf), buf) < 0) {
  200. dev_err(&client->dev, "%s: write error\n", __func__);
  201. return -EIO;
  202. }
  203. return 0;
  204. }
  205. #if defined(CONFIG_RTC_INTF_PROC) || defined(CONFIG_RTC_INTF_PROC_MODULE)
  206. #define NEED_TRIM
  207. #endif
  208. #if defined(CONFIG_RTC_INTF_SYSFS) || defined(CONFIG_RTC_INTF_SYSFS_MODULE)
  209. #define NEED_TRIM
  210. #endif
  211. #ifdef NEED_TRIM
  212. static int rs5c372_get_trim(struct i2c_client *client, int *osc, int *trim)
  213. {
  214. struct rs5c372 *rs5c372 = i2c_get_clientdata(client);
  215. u8 tmp = rs5c372->regs[RS5C372_REG_TRIM];
  216. if (osc)
  217. *osc = (tmp & RS5C372_TRIM_XSL) ? 32000 : 32768;
  218. if (trim) {
  219. dev_dbg(&client->dev, "%s: raw trim=%x\n", __func__, tmp);
  220. tmp &= RS5C372_TRIM_MASK;
  221. if (tmp & 0x3e) {
  222. int t = tmp & 0x3f;
  223. if (tmp & 0x40)
  224. t = (~t | (s8)0xc0) + 1;
  225. else
  226. t = t - 1;
  227. tmp = t * 2;
  228. } else
  229. tmp = 0;
  230. *trim = tmp;
  231. }
  232. return 0;
  233. }
  234. #endif
  235. static int rs5c372_rtc_read_time(struct device *dev, struct rtc_time *tm)
  236. {
  237. return rs5c372_get_datetime(to_i2c_client(dev), tm);
  238. }
  239. static int rs5c372_rtc_set_time(struct device *dev, struct rtc_time *tm)
  240. {
  241. return rs5c372_set_datetime(to_i2c_client(dev), tm);
  242. }
  243. static int rs5c_rtc_alarm_irq_enable(struct device *dev, unsigned int enabled)
  244. {
  245. struct i2c_client *client = to_i2c_client(dev);
  246. struct rs5c372 *rs5c = i2c_get_clientdata(client);
  247. unsigned char buf;
  248. int status, addr;
  249. buf = rs5c->regs[RS5C_REG_CTRL1];
  250. if (!rs5c->has_irq)
  251. return -EINVAL;
  252. status = rs5c_get_regs(rs5c);
  253. if (status < 0)
  254. return status;
  255. addr = RS5C_ADDR(RS5C_REG_CTRL1);
  256. if (enabled)
  257. buf |= RS5C_CTRL1_AALE;
  258. else
  259. buf &= ~RS5C_CTRL1_AALE;
  260. if (i2c_smbus_write_byte_data(client, addr, buf) < 0) {
  261. dev_warn(dev, "can't update alarm\n");
  262. status = -EIO;
  263. } else
  264. rs5c->regs[RS5C_REG_CTRL1] = buf;
  265. return status;
  266. }
  267. /* NOTE: Since RTC_WKALM_{RD,SET} were originally defined for EFI,
  268. * which only exposes a polled programming interface; and since
  269. * these calls map directly to those EFI requests; we don't demand
  270. * we have an IRQ for this chip when we go through this API.
  271. *
  272. * The older x86_pc derived RTC_ALM_{READ,SET} calls require irqs
  273. * though, managed through RTC_AIE_{ON,OFF} requests.
  274. */
  275. static int rs5c_read_alarm(struct device *dev, struct rtc_wkalrm *t)
  276. {
  277. struct i2c_client *client = to_i2c_client(dev);
  278. struct rs5c372 *rs5c = i2c_get_clientdata(client);
  279. int status;
  280. status = rs5c_get_regs(rs5c);
  281. if (status < 0)
  282. return status;
  283. /* report alarm time */
  284. t->time.tm_sec = 0;
  285. t->time.tm_min = bcd2bin(rs5c->regs[RS5C_REG_ALARM_A_MIN] & 0x7f);
  286. t->time.tm_hour = rs5c_reg2hr(rs5c, rs5c->regs[RS5C_REG_ALARM_A_HOURS]);
  287. t->time.tm_mday = -1;
  288. t->time.tm_mon = -1;
  289. t->time.tm_year = -1;
  290. t->time.tm_wday = -1;
  291. t->time.tm_yday = -1;
  292. t->time.tm_isdst = -1;
  293. /* ... and status */
  294. t->enabled = !!(rs5c->regs[RS5C_REG_CTRL1] & RS5C_CTRL1_AALE);
  295. t->pending = !!(rs5c->regs[RS5C_REG_CTRL2] & RS5C_CTRL2_AAFG);
  296. return 0;
  297. }
  298. static int rs5c_set_alarm(struct device *dev, struct rtc_wkalrm *t)
  299. {
  300. struct i2c_client *client = to_i2c_client(dev);
  301. struct rs5c372 *rs5c = i2c_get_clientdata(client);
  302. int status, addr, i;
  303. unsigned char buf[3];
  304. /* only handle up to 24 hours in the future, like RTC_ALM_SET */
  305. if (t->time.tm_mday != -1
  306. || t->time.tm_mon != -1
  307. || t->time.tm_year != -1)
  308. return -EINVAL;
  309. /* REVISIT: round up tm_sec */
  310. /* if needed, disable irq (clears pending status) */
  311. status = rs5c_get_regs(rs5c);
  312. if (status < 0)
  313. return status;
  314. if (rs5c->regs[RS5C_REG_CTRL1] & RS5C_CTRL1_AALE) {
  315. addr = RS5C_ADDR(RS5C_REG_CTRL1);
  316. buf[0] = rs5c->regs[RS5C_REG_CTRL1] & ~RS5C_CTRL1_AALE;
  317. if (i2c_smbus_write_byte_data(client, addr, buf[0]) < 0) {
  318. dev_dbg(dev, "can't disable alarm\n");
  319. return -EIO;
  320. }
  321. rs5c->regs[RS5C_REG_CTRL1] = buf[0];
  322. }
  323. /* set alarm */
  324. buf[0] = bin2bcd(t->time.tm_min);
  325. buf[1] = rs5c_hr2reg(rs5c, t->time.tm_hour);
  326. buf[2] = 0x7f; /* any/all days */
  327. for (i = 0; i < sizeof(buf); i++) {
  328. addr = RS5C_ADDR(RS5C_REG_ALARM_A_MIN + i);
  329. if (i2c_smbus_write_byte_data(client, addr, buf[i]) < 0) {
  330. dev_dbg(dev, "can't set alarm time\n");
  331. return -EIO;
  332. }
  333. }
  334. /* ... and maybe enable its irq */
  335. if (t->enabled) {
  336. addr = RS5C_ADDR(RS5C_REG_CTRL1);
  337. buf[0] = rs5c->regs[RS5C_REG_CTRL1] | RS5C_CTRL1_AALE;
  338. if (i2c_smbus_write_byte_data(client, addr, buf[0]) < 0)
  339. dev_warn(dev, "can't enable alarm\n");
  340. rs5c->regs[RS5C_REG_CTRL1] = buf[0];
  341. }
  342. return 0;
  343. }
  344. #if defined(CONFIG_RTC_INTF_PROC) || defined(CONFIG_RTC_INTF_PROC_MODULE)
  345. static int rs5c372_rtc_proc(struct device *dev, struct seq_file *seq)
  346. {
  347. int err, osc, trim;
  348. err = rs5c372_get_trim(to_i2c_client(dev), &osc, &trim);
  349. if (err == 0) {
  350. seq_printf(seq, "crystal\t\t: %d.%03d KHz\n",
  351. osc / 1000, osc % 1000);
  352. seq_printf(seq, "trim\t\t: %d\n", trim);
  353. }
  354. return 0;
  355. }
  356. #else
  357. #define rs5c372_rtc_proc NULL
  358. #endif
  359. static const struct rtc_class_ops rs5c372_rtc_ops = {
  360. .proc = rs5c372_rtc_proc,
  361. .read_time = rs5c372_rtc_read_time,
  362. .set_time = rs5c372_rtc_set_time,
  363. .read_alarm = rs5c_read_alarm,
  364. .set_alarm = rs5c_set_alarm,
  365. .alarm_irq_enable = rs5c_rtc_alarm_irq_enable,
  366. };
  367. #if defined(CONFIG_RTC_INTF_SYSFS) || defined(CONFIG_RTC_INTF_SYSFS_MODULE)
  368. static ssize_t rs5c372_sysfs_show_trim(struct device *dev,
  369. struct device_attribute *attr, char *buf)
  370. {
  371. int err, trim;
  372. err = rs5c372_get_trim(to_i2c_client(dev), NULL, &trim);
  373. if (err)
  374. return err;
  375. return sprintf(buf, "%d\n", trim);
  376. }
  377. static DEVICE_ATTR(trim, S_IRUGO, rs5c372_sysfs_show_trim, NULL);
  378. static ssize_t rs5c372_sysfs_show_osc(struct device *dev,
  379. struct device_attribute *attr, char *buf)
  380. {
  381. int err, osc;
  382. err = rs5c372_get_trim(to_i2c_client(dev), &osc, NULL);
  383. if (err)
  384. return err;
  385. return sprintf(buf, "%d.%03d KHz\n", osc / 1000, osc % 1000);
  386. }
  387. static DEVICE_ATTR(osc, S_IRUGO, rs5c372_sysfs_show_osc, NULL);
  388. static int rs5c_sysfs_register(struct device *dev)
  389. {
  390. int err;
  391. err = device_create_file(dev, &dev_attr_trim);
  392. if (err)
  393. return err;
  394. err = device_create_file(dev, &dev_attr_osc);
  395. if (err)
  396. device_remove_file(dev, &dev_attr_trim);
  397. return err;
  398. }
  399. static void rs5c_sysfs_unregister(struct device *dev)
  400. {
  401. device_remove_file(dev, &dev_attr_trim);
  402. device_remove_file(dev, &dev_attr_osc);
  403. }
  404. #else
  405. static int rs5c_sysfs_register(struct device *dev)
  406. {
  407. return 0;
  408. }
  409. static void rs5c_sysfs_unregister(struct device *dev)
  410. {
  411. /* nothing */
  412. }
  413. #endif /* SYSFS */
  414. static struct i2c_driver rs5c372_driver;
  415. static int rs5c_oscillator_setup(struct rs5c372 *rs5c372)
  416. {
  417. unsigned char buf[2];
  418. int addr, i, ret = 0;
  419. if (rs5c372->type == rtc_r2025sd) {
  420. if (!(rs5c372->regs[RS5C_REG_CTRL2] & R2025_CTRL2_XST))
  421. return ret;
  422. rs5c372->regs[RS5C_REG_CTRL2] &= ~R2025_CTRL2_XST;
  423. } else {
  424. if (!(rs5c372->regs[RS5C_REG_CTRL2] & RS5C_CTRL2_XSTP))
  425. return ret;
  426. rs5c372->regs[RS5C_REG_CTRL2] &= ~RS5C_CTRL2_XSTP;
  427. }
  428. addr = RS5C_ADDR(RS5C_REG_CTRL1);
  429. buf[0] = rs5c372->regs[RS5C_REG_CTRL1];
  430. buf[1] = rs5c372->regs[RS5C_REG_CTRL2];
  431. /* use 24hr mode */
  432. switch (rs5c372->type) {
  433. case rtc_rs5c372a:
  434. case rtc_rs5c372b:
  435. buf[1] |= RS5C372_CTRL2_24;
  436. rs5c372->time24 = 1;
  437. break;
  438. case rtc_r2025sd:
  439. case rtc_rv5c386:
  440. case rtc_rv5c387a:
  441. buf[0] |= RV5C387_CTRL1_24;
  442. rs5c372->time24 = 1;
  443. break;
  444. default:
  445. /* impossible */
  446. break;
  447. }
  448. for (i = 0; i < sizeof(buf); i++) {
  449. addr = RS5C_ADDR(RS5C_REG_CTRL1 + i);
  450. ret = i2c_smbus_write_byte_data(rs5c372->client, addr, buf[i]);
  451. if (unlikely(ret < 0))
  452. return ret;
  453. }
  454. rs5c372->regs[RS5C_REG_CTRL1] = buf[0];
  455. rs5c372->regs[RS5C_REG_CTRL2] = buf[1];
  456. return 0;
  457. }
  458. static int rs5c372_probe(struct i2c_client *client,
  459. const struct i2c_device_id *id)
  460. {
  461. int err = 0;
  462. int smbus_mode = 0;
  463. struct rs5c372 *rs5c372;
  464. struct rtc_time tm;
  465. dev_dbg(&client->dev, "%s\n", __func__);
  466. if (!i2c_check_functionality(client->adapter, I2C_FUNC_I2C |
  467. I2C_FUNC_SMBUS_BYTE_DATA | I2C_FUNC_SMBUS_I2C_BLOCK)) {
  468. /*
  469. * If we don't have any master mode adapter, try breaking
  470. * it down in to the barest of capabilities.
  471. */
  472. if (i2c_check_functionality(client->adapter,
  473. I2C_FUNC_SMBUS_BYTE_DATA |
  474. I2C_FUNC_SMBUS_I2C_BLOCK))
  475. smbus_mode = 1;
  476. else {
  477. /* Still no good, give up */
  478. err = -ENODEV;
  479. goto exit;
  480. }
  481. }
  482. if (!(rs5c372 = kzalloc(sizeof(struct rs5c372), GFP_KERNEL))) {
  483. err = -ENOMEM;
  484. goto exit;
  485. }
  486. rs5c372->client = client;
  487. i2c_set_clientdata(client, rs5c372);
  488. rs5c372->type = id->driver_data;
  489. /* we read registers 0x0f then 0x00-0x0f; skip the first one */
  490. rs5c372->regs = &rs5c372->buf[1];
  491. rs5c372->smbus = smbus_mode;
  492. err = rs5c_get_regs(rs5c372);
  493. if (err < 0)
  494. goto exit_kfree;
  495. /* clock may be set for am/pm or 24 hr time */
  496. switch (rs5c372->type) {
  497. case rtc_rs5c372a:
  498. case rtc_rs5c372b:
  499. /* alarm uses ALARM_A; and nINTRA on 372a, nINTR on 372b.
  500. * so does periodic irq, except some 327a modes.
  501. */
  502. if (rs5c372->regs[RS5C_REG_CTRL2] & RS5C372_CTRL2_24)
  503. rs5c372->time24 = 1;
  504. break;
  505. case rtc_r2025sd:
  506. case rtc_rv5c386:
  507. case rtc_rv5c387a:
  508. if (rs5c372->regs[RS5C_REG_CTRL1] & RV5C387_CTRL1_24)
  509. rs5c372->time24 = 1;
  510. /* alarm uses ALARM_W; and nINTRB for alarm and periodic
  511. * irq, on both 386 and 387
  512. */
  513. break;
  514. default:
  515. dev_err(&client->dev, "unknown RTC type\n");
  516. goto exit_kfree;
  517. }
  518. /* if the oscillator lost power and no other software (like
  519. * the bootloader) set it up, do it here.
  520. *
  521. * The R2025S/D does this a little differently than the other
  522. * parts, so we special case that..
  523. */
  524. err = rs5c_oscillator_setup(rs5c372);
  525. if (unlikely(err < 0)) {
  526. dev_err(&client->dev, "setup error\n");
  527. goto exit_kfree;
  528. }
  529. if (rs5c372_get_datetime(client, &tm) < 0)
  530. dev_warn(&client->dev, "clock needs to be set\n");
  531. dev_info(&client->dev, "%s found, %s, driver version " DRV_VERSION "\n",
  532. ({ char *s; switch (rs5c372->type) {
  533. case rtc_r2025sd: s = "r2025sd"; break;
  534. case rtc_rs5c372a: s = "rs5c372a"; break;
  535. case rtc_rs5c372b: s = "rs5c372b"; break;
  536. case rtc_rv5c386: s = "rv5c386"; break;
  537. case rtc_rv5c387a: s = "rv5c387a"; break;
  538. default: s = "chip"; break;
  539. }; s;}),
  540. rs5c372->time24 ? "24hr" : "am/pm"
  541. );
  542. /* REVISIT use client->irq to register alarm irq ... */
  543. rs5c372->rtc = rtc_device_register(rs5c372_driver.driver.name,
  544. &client->dev, &rs5c372_rtc_ops, THIS_MODULE);
  545. if (IS_ERR(rs5c372->rtc)) {
  546. err = PTR_ERR(rs5c372->rtc);
  547. goto exit_kfree;
  548. }
  549. err = rs5c_sysfs_register(&client->dev);
  550. if (err)
  551. goto exit_devreg;
  552. return 0;
  553. exit_devreg:
  554. rtc_device_unregister(rs5c372->rtc);
  555. exit_kfree:
  556. kfree(rs5c372);
  557. exit:
  558. return err;
  559. }
  560. static int rs5c372_remove(struct i2c_client *client)
  561. {
  562. struct rs5c372 *rs5c372 = i2c_get_clientdata(client);
  563. rtc_device_unregister(rs5c372->rtc);
  564. rs5c_sysfs_unregister(&client->dev);
  565. kfree(rs5c372);
  566. return 0;
  567. }
  568. static struct i2c_driver rs5c372_driver = {
  569. .driver = {
  570. .name = "rtc-rs5c372",
  571. },
  572. .probe = rs5c372_probe,
  573. .remove = rs5c372_remove,
  574. .id_table = rs5c372_id,
  575. };
  576. module_i2c_driver(rs5c372_driver);
  577. MODULE_AUTHOR(
  578. "Pavel Mironchik <pmironchik@optifacio.net>, "
  579. "Alessandro Zummo <a.zummo@towertech.it>, "
  580. "Paul Mundt <lethal@linux-sh.org>");
  581. MODULE_DESCRIPTION("Ricoh RS5C372 RTC driver");
  582. MODULE_LICENSE("GPL");
  583. MODULE_VERSION(DRV_VERSION);